English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  53271643    線上人數 :  1024
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"lin jai ming"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 1-25 / 25 (共1頁)
1 
每頁顯示[10|25|50]項目

機構 日期 題名 作者
臺大學術典藏 2018-09-10T07:03:51Z Graph matching-based algorithms for FPGA segmentation design YAO-WEN CHANG; Wong, D.F.; Lin, Jai-Ming; Chang, Yao-Wen
臺大學術典藏 2018-09-10T04:12:52Z Performance-driven placement for dynamically reconfigurable FPGAs Wu, G.-M.; Lin, J.-M.; Chang, Y.-W.; Wu, Guang-Ming; Lin, Jai-Ming; Chang, Yao-Wen; YAO-WEN CHANG
國立成功大學 2016-10 An Efficient and Effective Methodology to Control Turn-On Sequence of Power Switches for Power Gating Designs Shyu, Ya-Ting; Lin, Jai-Ming; Lin, Che-Chun; Huang, Chun-Po; Chang, Soon-Jyh
國立成功大學 2016-05 A Systematic Design Methodology of Asynchronous SAR ADCs Huang, Chun-Po; Lin, Jai-Ming; Shyu, Ya-Ting; Chang, Soon-Jyh
國立成功大學 2015-05 Placement Density Aware Power Switch Planning Methodology for Power Gating Designs Lin, Jai-Ming; Lin, Che-Chun
國立交通大學 2014-12-12T02:18:50Z 現場可程式化邏輯閘陣列導線段之設計 林家民; Lin, Jai-Ming; 張耀文; Yao-Wen Chang
國立成功大學 2014-11 F-FM: Fixed-Outline Floorplanning Methodology for Mixed-Size Modules Considering Voltage-Island Constraint Lin, Jai-Ming; Wu, Ji-Heng
國立成功大學 2013-04 Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops Shyu, Ya-Ting; Lin, Jai-Ming; Huang, Chun-Po; Lin, Cheng-Wu; Lin, Ying-Zu; Chang, Soon-Jyh
國立成功大學 2012-12 Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors Lin, Cheng-Wu; Lin, Jai-Ming; Chiu, Yen-Chih; Huang, Chun-Po; Chang, Soon-Jyh
國立成功大學 2012-03 SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems Lin, Jai-Ming; Hung, Zhi-Xiong
國立成功大學 2011-07 UFO: Unified Convex Optimization Algorithms for Fixed-Outline Floorplanning Considering Pre-Placed Modules Lin, Jai-Ming; Hung, Zhi-Xiong
國立臺灣大學 2005 TCG: A transitive closure graph based representation for general floorplans Lin, Jai-Ming; Chang, Yao-Wen
臺大學術典藏 2005 TCG: A transitive closure graph based representation for general floorplans Lin, Jai-Ming; Chang, Yao-Wen; Lin, Jai-Ming; Chang, Yao-Wen
國立成功大學 2004-05-01 Reengineering windows software applications into reusable CORBA objects Lin, Jai-Ming; Hong, Z. W.; Fang, G. M.; Jiau, Hewi-Jin Christine; Chu, W. C.
國立臺灣大學 2004 TCG-S: Orthogonal Coupling of P^*-Admissible Representations for General Floorplans Lin, Jai-Ming; Chang, Yao-Wen
臺大學術典藏 2004 TCG-S: Orthogonal Coupling of P^*-Admissible Representations for General Floorplans Lin, Jai-Ming; Chang, Yao-Wen; Lin, Jai-Ming; Chang, Yao-Wen
國立臺灣大學 2003 Corner sequence: A P-admissible floorplan representation with a worst-case linear-time packing scheme Lin, Jai-Ming; Chang, Yao-Wen; Lin, Shih-Ping
臺大學術典藏 2003 Corner sequence: A P-admissible floorplan representation with a worst-case linear-time packing scheme Lin, Jai-Ming; Chang, Yao-Wen; Lin, Shih-Ping; Lin, Jai-Ming; Chang, Yao-Wen; Lin, Shih-Ping
南華大學 2002-10 Performance-driven placement for dynamically reconfigurable FPGAs 吳光閔;Wu, Guang-Ming;Lin, Jai-Ming;Chang, Yao-Wen
國立臺灣大學 2002 Performance-driven placement for dynamically reconfigurable FPGAs Wu, Guang-Ming; Lin, Jai-Ming; Chang, Yao-Wen
國立臺灣大學 2002 Arbitrarily shaped rectilinear module placement using the transitive closure graph representation Lin, Jai-Ming; Chen, Hsin-Lung; Chang, Yao-Wen
南華大學 2001-10 Generic ILP-based approaches for time-multiplexed FPGA partitioning 吳光閔;Wu, Guang-Ming;Lin, Jai-Ming;Chang, Yao-Wen
國立臺灣大學 2001 Matching-Based Algorithm for FPGA Channel Segmentation Design Chang, Yao-Wen; Lin, Jai-Ming; Wong, M. D. F.
國立臺灣大學 2001 Generic ILP-based approaches for time-multiplexed FPGA partitioning Wu, Guang-Ming; Lin, Jai-Ming; Chang, Yao-Wen
臺大學術典藏 2001 Matching-Based Algorithm for FPGA Channel Segmentation Design Chang, Yao-Wen; Lin, Jai-Ming; Wong, M. D. F.; Chang, Yao-Wen; Lin, Jai-Ming; Wong, M. D. F.

顯示項目 1-25 / 25 (共1頁)
1 
每頁顯示[10|25|50]項目