English  |  正體中文  |  简体中文  |  总笔数 :2832279  
造访人次 :  33723587    在线人数 :  1172
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"naroska edwin"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 1-13 / 13 (共1页)
1 
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2018-09-10T04:15:44Z Energy Analysis of Bipartition Architecture for Pipelined Circuits Ruan, Shanq-Jang;Naroska, Edwin;Chang, Yen-Ren;Ho, Chia-Lin;Lai, Feipei; Ruan, Shanq-Jang; Naroska, Edwin; Chang, Yen-Ren; Ho, Chia-Lin; Lai, Feipei; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:43Z Power Analysis of Bipartition and Dual-Encoding Architecture for Pipelined Circuits Ruan, Shanq-Jang; Ho, Chia-Lin; Naroska, Edwin; Lai, Feipei; FEI-PEI LAI
臺大學術典藏 2018-09-10T03:51:00Z Multimedia ASIP SoC Codesign Based on Multicriteria Optimization Jeng, I-Horng; Lai, Feipei; Naroska, Edwin; Schwiegelshohn, Uwe; FEI-PEI LAI
臺大學術典藏 2005-06 Optimal Permutation and Spacing for Unbiased Random, Counter, and Instruction Address Buses Naroska, Edwin; Ruan, Shanq-Jang; Uwe Schwiegelshohn; Lai, Feipei; FEI-PEI LAI
國立臺灣大學 2005 Bipartitioning and encoding in low-power pipelined circuits Ruan, Shanq-Jang; Tsai, Kun-Lin; Naroska, Edwin; Lai, Feipei
國立臺灣大學 2005 Low Power Dynamic Bus Encoding for Deep Sub-micron Design Tsai, Kun-Lin; Ruan, Shanq-Jang; Chen, Li-Wei; Lai Feipei; Naroska, Edwin
國立臺灣大學 2005 Optimal Permutation and Spacing for Unbiased Random, Counter, and Instruction Address Buses Naroska, Edwin; Ruan, Shanq-Jang; Uwe Schwiegelshohn; Lai, Feipei
國立臺灣大學 2004 Circuit Partition and Reordering Technique for Low Power IP Tsai, Kun-Lin; Ruan, Shanq-Jang; Huang, Chun-Ming; Naroska, Edwin; Lai, Feipei
國立臺灣大學 2002-10 Energy analysis of bipartition architecture for pipelined circuits Ruan, Shanq-Jang; Naroska, Edwin; Chang, Yen-Ren; Ho, Chia-Lin; Lai, Feipei
國立臺灣大學 2002-09 Power analysis of bipartition and dual-encoding architecture for pipelined circuits Ruan, Shanq-Jang; Ho, Chia-Lin; Naroska, Edwin; Lai, Feipei
國立臺灣大學 2002 ENPCO: An Entropy-Based Partition-Codec Algorithm to Reduce Power for bipartition-codec architecture in Pipelined Circuits Ruan, Shanq-Jang; Naroska, Edwin; Chang, Yen-Jen; Lai, Feipei; Schwiegelshohn, Uwe
國立臺灣大學 2001-06 Multimedia ASIP SoC codesign based on multicriteria optimization Jeng, I-Horng; Lai, Feipei; Naroska, Edwin; Schwiegelshohn, Uwe
國立臺灣大學 2001 Efficient parallel timing simulation of synchronous models on networks of workstations Naroska, Edwin; Lai, Feipei; Shang, Rung-Ji; Schwiegelshohn, Uwe

显示项目 1-13 / 13 (共1页)
1 
每页显示[10|25|50]项目