|
English
|
正體中文
|
简体中文
|
2815035
|
|
???header.visitor??? :
27367981
???header.onlineuser??? :
679
???header.sponsordeclaration???
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"pan c s"???jsp.browse.items-by-author.description???
Showing items 1-2 of 2 (1 Page(s) Totally) 1 View [10|25|50] records per page
臺大學術典藏 |
2020-06-29T01:20:10Z |
Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits
|
Chiang, K.-Y.;Ho, Y.-H.;Chen, Y.-W.;Pan, C.-S.;Li, J.C.-M.; Chiang, K.-Y.; Ho, Y.-H.; Chen, Y.-W.; Pan, C.-S.; Li, J.C.-M.; CHIEN-MO LI |
臺大學術典藏 |
2020-06-29T01:20:10Z |
Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits
|
Chiang, K.-Y.;Ho, Y.-H.;Chen, Y.-W.;Pan, C.-S.;Li, J.C.-M.; Chiang, K.-Y.; Ho, Y.-H.; Chen, Y.-W.; Pan, C.-S.; Li, J.C.-M.; CHIEN-MO LI |
Showing items 1-2 of 2 (1 Page(s) Totally) 1 View [10|25|50] records per page
|