English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52889706    Online Users :  768
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"shanq jang ruan"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-10 of 31  (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T07:43:14Z A Bipartition-Codec Architecture to Reduce Power in Pipelined Circuits Shanq-Jang Ruan,; Rung-Ji Shang,; Feipei Lai,; Shyh-Jong Chen,; FEI-PEI LAI; Xian-Jun Huang,
臺大學術典藏 2018-09-10T06:03:24Z Low Power Scheduling Method using Multiple Supply Voltages Kun-Lin Tsai,; Ju-Yueh Lee,; Shanq-Jang Ruan,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T05:29:30Z Low Power Dynamic Bus Encoding for Deep Sub-micron Design Kun-Lin Tsai,; Shanq-Jang Ruan,; Li-Wei Chen,; Feipei Lai,; Edwin Naroska,; FEI-PEI LAI
臺大學術典藏 2018-09-10T05:29:29Z A Low Power Scheduling Method Using Dual Vdd and Dual Vth Kun-Lin Tsai,; Szu-Wei Chang,; Feipei Lai,; Shanq-Jang Ruan,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:59:56Z Circuit Partition and Reordering Technique for Low Power IP Kun-lin Tsai,; Shanq-jang Ruan,; Chun-ming Huang,; Edwin Naroska,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:36:06Z On Optimizing Power and Crosstalk for Bus Coupling Capacitance Using Genetic Algorithm Edwin Naroska,; Shanq-Jang Ruan,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:36:06Z State Reordering for Low Power Combinational Logic Kun-Lin Tsai,; Feipei Lai,; Shanq-Jang Ruan,; Szu-Wei Chang,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:36:05Z A Novel Approach for Digital Waveform Compression Edwin Naroska,; Shanq-Jang Ruan,; Chia-Lin Ho,; Said Mchaalia,; Feipei Lai,; Uwe Schwiegelshohn,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:43Z An Efficient Two-Level Filter Scheme for Low Power Cache Yen-Jen Chang; Feipei Lai; Shanq-Jang Ruan; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:42Z ENPCO: An Entropy-Based Partition-Codec Algorithm to Reduce Power for bipartition-codec architecture in Pipelined Circuits Shanq-Jang Ruan,; Edwin Naroska,; Yen-Ren Chang,; Feipei Lai,; Uwe Schwiegelshohn; FEI-PEI LAI

Showing items 1-10 of 31  (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page