臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :2856704
	Visitors : 53717352 Online Users : 919 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"shen fu hsiao"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 66-75 of 114 (12 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立中山大學	2000-01	An Efficient Synthesizer for Generation of Fast Parallel Multipliers	Shen-Fu Hsiao;Ming-Rong Jiang
國立中山大學	1999-08	A Cost-Efficient and Fully-Pipelinable Linear Architecture for Discrete Cosine Transform	Shen-Fu Hsiao;Wei-Ren Shiue;Jian-Ming Tseng
國立中山大學	1999-08	Direct Implementation of N x N 2-D DCT on a Pipelinable Linear-Array without Intermediate Transpose Memory	Shen-Fu Hsiao; Jian-Ming Tseng
國立中山大學	1999-08	A High-Speed Universal Arithmetic Processor Based on Redundant CORDIC with Constant Scaling Factor and Merged Scaling Operation	Shen-Fu Hsiao; Chun-Yi Lau
國立中山大學	1999-08	A Low Power and Fast CORDIC Processor for Vector Rotation	Tso-Bing Juang; Shen-Fu Hsiao
國立中山大學	1999-08	Direct Implementation of 2-D DCT on a Low-Cost Linear-Array Architecture without Intermediate Transpose Memory	Shen-Fu Hsiao; Jian-Ming Tseng
國立中山大學	1999-06	An Efficient Synthesizer for Generation of Fast Parallel Multipliers	Shen-Fu Hsiao; Ming-Rong Jiang
國立中山大學	1999-06	A Cost-Efficient and Fully-Pipelinable Linear Architecture for Discrete Cosine Transform	Shen-Fu Hsiao; Wei-Ren Shiue; Jian-Ming Tseng
國立中山大學	1999-05	A High-Speed Constant-Factor Redundant CORDIC Processor without Extra Correcting or Scaling Iterations	Shen-Fu Hsiao
國立中山大學	1999-03	New Hardware-Efficient Algorithms and Architectures for Computation of 2-D DCT on Linear Systolic Arrays	Shen-Fu Hsiao; Wei-Ren Shiue

Showing items 66-75 of 114 (12 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page