English  |  正體中文  |  简体中文  |  總筆數 :2856704  
造訪人次 :  53638415    線上人數 :  2197
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"shen fu hsiao"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 1-10 / 114 (共12頁)
1 2 3 4 5 6 7 8 9 10 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
義守大學 2013-06 A nearly constant delay and low power VLSI design of a pipeline Reed–Solomon encoder for storage and communication systems Chia-Sheng Wen;Yan-Haw Chen;Trieu-Kien Truong;Shen-Fu Hsiao
國立中山大學 2009-01 An 8.69 Mvertices/s 278 Mpixels/s Tile-based 3D Graphics SoC HW/SW Development for Consumer Electronics Liang-Bi Chen;Ruei-Ting Gu;Wei-Sheng Huang;Chien-Chou Wang;Wen-Chi Shiue;Tsung-Yu Ho;Yun-Nan Chang;Shen-Fu Hsiao;Chung-Nan Lee;Ing-Jer Huang
國立中山大學 2009 具有即時效能/功率監控功能的高效率可程式化三維電腦繪圖晶片系統---軟硬體開發及整合---子計畫四:三維電腦繪圖晶片系統之Vertex Shader 處理器設計(III) 蕭勝夫;莊作彬; Shen-Fu Hsiao;Tso-Bing Juang
國立中山大學 2008-05 An Automatic Hardware Generator for Special Arithmetic Functions Using Various ROM-Based Approximation Approaches Shen-Fu Hsiao; Ping-Chung Wei; Ching-Pin Lin
國立中山大學 2008-05 Area-Oriented Pass-Transistor Logic Synthesis Using Buffer Elimination and Layout Compaction Shen-Fu Hsiao; Ming-Yu Tsai; Chia-Sheng Wen
國立中山大學 2008-04-23 An 8.69 Mvertices/s 278 Mpixels/s Tile-based 3D Graphics Full Pipeline with Embedded Performance Counting Module, Real-Time Bus Tracer and Protocol Checker for Consumer Electronics Ruei-Ting Gu; Wei-Sheng Huang; Chien-Chou Wang; Wen-Chi Shiue; Tsung-Yu Ho; Chung-Hua Tsai; Tzu-Ching Tien; Da-Jing; Zhang-Jian; Sheng-Yu Chiu; Ing-Jer Huang; Yun-Nan Chang; Shen-Fu Hsiao; Sheng-Yu Chiu; Jin-Hua Hong; Chung-Nan Lee; Ming-Chao Chiang
國立中山大學 2008-04 Transistor Sizing and Layout Merging of Basic in Pass Transistor Logic Cell Library Shen-Fu Hsiao; Ming-Yu Tsai; Chia-Sheng Wen
國立中山大學 2007-08 Multple-Input XOR/XNOR Circuit Design Using Pass-Transistor Logic and Its Application in Cryptography Ming-Yu Tsai; Chia-Sheng Wen; Shen-Fu Hsiao
國立中山大學 2007-08 Performance Comparisons and Tradeoffs of Table-Based Arithmetic Function Evaluators Ping-Chung Wei; Ching-Pin Lin; Shen-Fu Hsiao
國立中山大學 2007-06-20 A Low Cost Tile-based 3D Graphics Full Pipeline with Real-time Performance Monitoring Support for OpenGL ES in Consumer Electronics Ruei-Ting Gu; Tse-Chen Yeh; Wei-Sheng Huang; Ting-Yun Huang; Chung-Hua Tsai; Chung-Nan Lee; Ming-Chao Chiang; Shen-Fu Hsiao; Yun-Nan Chang; Ing-Jer Huang

顯示項目 1-10 / 114 (共12頁)
1 2 3 4 5 6 7 8 9 10 > >>
每頁顯示[10|25|50]項目