English  |  正體中文  |  简体中文  |  Total items :2856704  
Visitors :  53642391    Online Users :  1653
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"shen fu hsiao"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 26-50 of 114  (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 2005-06 Low-Error Carry-Free Fixed-Width Multipliers with Low-Cost Compensation Circuits Tso-Bing Juang;Shen-Fu Hsiao
國立中山大學 2005 數位電視之三維(3D)圖形加速處理器之軟硬體技術及系統整合(I) 黃英哲; Ing-Jer Huang; 蕭勝夫; Shen-Fu Hsiao; 張雲南; Yun-Nan Chang; 李宗南; Chung-Nan Lee; 江明朝; Ming-Chao Chiang
國立中山大學 2004-12 Two Efficient Area Reduction Methods for Implementations of the Rijndael Advanced Encryption Standard Shen-Fu Hsiao; Ming-Chih Chen
國立中山大學 2004-12 Low-error Carry-Free Fixed-Width Multipliers and Their Application to DCT/IDCT Tso-Bing Juang; Shen-Fu Hsiao; Shiann-Rong Kuang; Ming-Yu Tsai
國立中山大學 2004-08 Para-CORDIC: Parallel CORDIC Rotation Algorithm Tso-Bing Juang;Shen-Fu Hsiao;Ming-Yu Tsai
國立中山大學 2004-02 A Memory-Efficient and High-Speed Sine/Cosine Generator Based on Parallel CORDIC Rotations Shen-Fu Hsiao;Yu-Hen Hu;Tso-Bing Juang
國立中山大學 2003-12 Efficient Substructure Sharing Method for the Forward and Inverse MixColumns Operations in Rijndael AES Ming-Chih Chen; Shen-Fu Hsiao
國立中山大學 2003-12 Design of Fixed-Length Multipliers Using Radix-2 Signed-Digit Redundant Numbers Tso-Bing Juang; Shen-Fu Hsiao; Ming-Yu Tsai
國立中山大學 2003-08 Architectural Optimization for the forward and Inverse MixColumn Operations in Rijndael AES Ming-Chih Chen; Shen-Fu Hsiao; Ming-Yu Tsai
國立中山大學 2003-08 A ROM-Free CORDIC-Based Sine/Cosine Function Generator Based on Concurrently Predicted Rotation Directions Shen-Fu Hsiao; Tso-Bing Juang
國立中山大學 2003-08 High-Radix Low-Complexity Architectures for Long-Length DCT Using Conventional Arithmetic and ROM-Based Distributed Arithmeti c Shen-Fu Hsiao; Yu-Hen Hu
國立中山大學 2003-01 Design and Implementation of A Video-Oriented Network-Interface-Card System Ming-Chih Chen; Shen-Fu Hsiao; Cheng-Hsien Yang
國立中山大學 2003 邏輯和算術運算單元之量子電路設計 蕭勝夫; Shen-Fu Hsiao
國立中山大學 2002-12 Partitioning Methodology of the Final Adder in a Tree Structure Parallel Multiplier Generator Tso-Bing Juang; Jeng-Hsin Jan; Ming-Yu Tsai; Shen-Fu Hsiao
國立中山大學 2002-11 Design and Implementation of a High-Performance Video-Oriented Network-Interface-Card System Ming-Chih Chen; Shen-Fu Hsiao; Cheng-Hsien Yang
國立中山大學 2002-09 Design and Implementation of a Specific Network-Interface-Card for Accelerating Video Delivery Ming-Chih Chen; Shen-Fu Hsiao; Cheng-Hsien Yang
國立中山大學 2002-08 High-Performance Multiplexer-Based Logic Synthesis Using Pass-Transistor Logic Shen-Fu Hsiao;Jia-Siang Yeh;Da-Yen Chen
國立中山大學 2002-08 High-Performance Logic Synthesis Based on Pass-Transistor Logic Ming-Yu Tsai; Chia-Sheng Wen; Shen-Fu Hsiao
國立中山大學 2002-08 A High-Performance Function Generator for Multiplier-Based Arithmetic Operations Tso-Bing Juang; Jeng-Hsin Jan; Ming-Yu Tsai; Shen-Fu Hsiao
國立中山大學 2002-08 Design and Implementation of a Video-Oriented Network-Interface-Card System Ming-Chih Chen; Shen-Fu Hsiao; Cheng-Hsien Yang
國立中山大學 2002-04 New Matrix Formulation for Two-Dimensional DCT/IDCT Computation and Its Distributed-Memory VLSI Implementation Shen-Fu Hsiao;Jian-Ming Tseng
國立中山大學 2002 以開關電晶體元件庫為主的邏輯合成器和佈局產生器 蕭勝夫; Shen-Fu Hsiao
國立中山大學 2002 單晶片封裝系統數位電視多重標準接收器設計與實作---子計畫IV:數位電視解碼器之數位信號處理及系統控制之軟硬體模組設計及實作 黃英哲; Ing-Jer Huang; 蕭勝夫; Shen-Fu Hsiao
國立中山大學 2001-11 A New Hardware-Efficient Algorithm and Architecture for Computation of 2-D DCT on a Linear Systolic Array Shen-Fu Hsiao;Wei-Ren Shiue
國立中山大學 2001-09 Area-Efficient Carry-Save Full Adder Design Using Pass Transistors Tso-Bing Juan; Ming-Ju Tsia; Shen-Fu Hsiao

Showing items 26-50 of 114  (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page