English  |  正體中文  |  简体中文  |  Total items :2856704  
Visitors :  53689822    Online Users :  1265
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"shen iuan liu"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 126-150 of 264  (11 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T07:41:57Z A 33.6-to-33.8Gb/s burst-mode CDR in 90nm CMOS technology Lan-Chou Cho;Chihun Lee;Chao-Ching Hung;Shen-Iuan Liu; Lan-Chou Cho; Chihun Lee; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:57Z A fully-differential comparator-based switched-capacitor delta-sigma modulator Mu-Chen Huang;Shen-Iuan Liu; Mu-Chen Huang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:56Z Low-power clock-deskew buffer for high-speed digital circuits Shen-Iuan Liu; Jiunn-Hwa Lee; Hen-Wai Tsao; HEN-WAI TSAO; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:56Z Low-voltage BiCMOS four-quadrant multiplier and squarer Shen-Iuan Liu; Jiin-Long Lee; Cheng-Chieh Chang; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:56Z Low-voltage BiCMOS four-quadrant multiplier using triode-region transistors Shen-Iuan Liu; Jiin-Long Lee; Cheng-Chieh Chang; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:56Z Dual-input RC integrator and differentiator with tuneable time constants using current feedback amplifiers Lee, Jiin-Long; Liu, Shen-Iuan; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:56Z A phase-locked loop with self-calibrated charge pumps in 3µm LTPS-TFT Technology Wei-Ming Lin; Shen-Iuan Liu; Chun-Hung Kuo; Chun-Huai Li; Yao-Jen Hsieh; Chun-Ting Liu; SHEN-IUAN LIU; Wei-Ming Lin;Shen-Iuan Liu;Chun-Hung Kuo;Chun-Huai Li;Yao-Jen Hsieh;Chun-Ting Liu
臺大學術典藏 2018-09-10T07:41:56Z A single-PLL UWB frequency synthesizer using multiphase coupled ring oscillator and current-reused multiplier Jung-Yu Chang;Che-Wei Fan;Che-Fu Liang;Shen-Iuan Liu; Jung-Yu Chang; Che-Wei Fan; Che-Fu Liang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:55Z Analogue BiCMOS squarer and its applications Cheng-Chieh Chang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:55Z Spice Macro model for MAGFET and its applications Shen-Iuan Liu; Jian-Fan Wei; Guo-Ming Sung,; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:37Z 20Gb/s 1/4-rate and 40Gb/s 1/8-rate burst-mode CDR circuits in 0.13μm CMOS Hong-Lin Chu;Chaung-Lin Hsieh;Shen-Iuan Liu; Hong-Lin Chu; Chaung-Lin Hsieh; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:37Z A 57.1-59GHz CMOS fractional-N frequency synthesizer using quantization noise shifting technique Chao-Ching Hung;Chihun Lee;Lan-Chou Cho;Shen-Iuan Liu; Chao-Ching Hung; Chihun Lee; Lan-Chou Cho; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:37Z A 15-20GHz delay-locked loop in 90nm CMOS technology Jung-Yu Chang;Chi-Nan Chuang;Shen-Iuan Liu; Jung-Yu Chang; Chi-Nan Chuang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:37Z A 4-bit 10GSample/sec flash ADC with merged interpolation and reference voltage I-Hsin Wang;Shen-Iuan Liu; I-Hsin Wang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:37Z 直接數位頻率合成器 游宗榜; 劉深淵; 曹恆偉; SHEN-IUAN LIU; 游宗榜; 劉深淵; 曹恆偉
臺大學術典藏 2018-09-10T07:08:36Z 93.5~ 109.4GHz CMOS injection-locked frequency divider with 15.3% locking range Lan-Chou Cho;Kun-Hung Tsai;Chao-Ching Hung;Shen-Iuan Liu; Lan-Chou Cho; Kun-Hung Tsai; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:36Z A merged CMOS digital near-end crosstalk canceller and analog equalizer for multi-lane serial-link receivers Jian-Hao Lu; Ke-Hou Chen; An-Ming Lee; Ting-Ying Wu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:36Z A dual-band 61.4~63GHz/ 75.5~77.5GHz CMOS receiver in a 90nm technology Ke-Hou Chen; Chihun Lee; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:36Z A sub-1V low-dropout regulator with an on-chip voltage reference Wei-Jen Huang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:35Z A digitally calibrated 64.3-66.2GHz phase-locked loop Kun-Hung Tsai; Jia-Hao Wu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:35Z Frequency dividers with enhanced locking range Kun-Hung Tsai; Jia-Hao Wu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:34Z A 3~8GHz delay-locked loop with cycle jitter calibration Chi-Nan Chuang;Shen-Iuan Liu; Chi-Nan Chuang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:34Z An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line Chao-Chyun Chen;Shen-Iuan Liu; Chao-Chyun Chen; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:34Z A 40-Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery Chih-Fan Liao;Shen-Iuan Liu; Chih-Fan Liao; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:34Z Full-Rate Bang-Bang Phase/Frequency Detectors for Unilateral Continuous-Rate CDRs SHEN-IUAN LIU; Liu, Shen-Iuan; Lin, Shao-Hung; Lin, Shao-Hung;Liu, Shen-Iuan

Showing items 126-150 of 264  (11 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page