English  |  正體中文  |  简体中文  |  總筆數 :2856704  
造訪人次 :  53710358    線上人數 :  905
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"shen iuan liu"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 206-230 / 264 (共11頁)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
臺大學術典藏 2018-09-10T04:59:19Z An AC-coupled Quadrature LC tank VCO Jung-Yu Chang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:59:17Z A low voltage-power 13-bit 16 MSPS CMOS pipelined ADC Ming-Huang Liu; Wei-Yang Ou; Tsung-Yi Su; Kuo-Chan Huang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:59:17Z Low-voltage and low-power CMOS voltage-to-current converter Weihsing Liu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:59:17Z Low jitter and multi-rate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection Hsiang-Hui Chang; Rong-Jyi Yang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:59:16Z Low-voltage CMOS voltage-mode divider and its application Weihsing Liu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:59:16Z Magnetic-to-digital converters using single-amplifier-based second-order delta-sigma modulators Chien-Hung Kuo; Shr-Lung Chen; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:59:16Z A Mixed-mode Synchronous Mirror Delay Insensitive to Supply and Load Variations Chih-Hao Sun; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:59:16Z Low voltage and low power CMOS exponential-control variable-gain amplifier Weihsing Liu; Shen-Iuan Liu; Shui-Ken Wei; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:35:30Z A Shifted-Averaging VCO with Precise Multiphase Outputs and Low Jitter Operation Hsiang-Hui Chang; Shang-Ping Chen; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:35:29Z A sub-1V fourth-order bandpass delta-sigma modulator Hsiang-Hui Chang; Chien-Hung Kuo; Ming-Huang Liu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:35:29Z A Low Jitter and Precise Multiphase Delay-Locked Loop Using Shifted Averaging VCDL Hsiang-Hui Chang; Chih-Hao Sun; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:35:28Z CMOS magnetic field to frequency converter Shr-Lung Chen; Chien-Hung Kuo; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:35:28Z An 800Mb/s tracking clock recovery receiver for the IEEE P1394a serial bus Hsiang-Hui Chang; Giang-Kaai Dehng; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:35:28Z Analysis of on-chip spiral inductors using the distributed capacitance model Chia-Hsin Wu; Chih-Chun Tang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:35:28Z A fast locking and low jitter delay-locked loop using DHDL Hsiang-Hui Chang; Jyh-Woei Lin; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:35:27Z CMOS exponential function generator Weihsing Liu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:15:17Z Analysis of on-chip spiral inductors using distributed capacitance model Chia-Hsin Wu; Chih-Chun Tang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:15:17Z 互補式金氧半電流運輸器及其濾波器應用 劉深淵; 吳靜雄; 曹恆偉; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:15:17Z CMOS current conveyor and its filter applications 劉深淵; 吳靜雄; 曹恆偉; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:15:17Z 交換電流微分器及其濾波器應用 劉深淵; 吳靜雄; 曹恆偉; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:15:16Z Image rejection relaxed 5GHz CMOS receiver front-end Chia-Hsin Wu; Chih-Chun Tang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:15:16Z Gigahertz CMOS monolithic frequency synthesizer Rong-Jyi Yang; Ming-Zhe Liu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:15:16Z Low-jitter DLLs with the butterworth characteristics Shen-Iuan Liu; SHEN-IUAN LIU; Lan-Cho Chou; Chih-Hao Sun
臺大學術典藏 2018-09-10T04:15:15Z A wide-range delay-locked loop with a fixed latency of one clock cycle Hsiang-Hui Chang; Jyh-Woei Lin; Ching-Yuan Yang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T04:15:15Z Multi-bit delta-sigma modulator using a modified DWA algorithm Chien-Hung Kuo; Tzu-Chien Hsueh; Shen-Iuan Liu; SHEN-IUAN LIU

顯示項目 206-230 / 264 (共11頁)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
每頁顯示[10|25|50]項目