臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

关于TAIR
	计画说明

浏览
	典藏机构
	作者
	题名
	日期
	统计图表
	机构即时统计
	学术趋势

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作权
	出版社及期刊政策查询
	TAIR著作权会议记录

相关连结
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"shen iuan liu"的相关文件

回到依作者浏览
依题名排序	依日期排序

显示项目 91-115 / 264 (共11页)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每页显示[10|25|50]项目

机构	日期	题名	作者
臺大學術典藏	2018-09-10T08:46:27Z	A noise-filtering technique for fractional-N frequency synthesizers	Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:46:27Z	A digitally-calibrated phase-locked loop with supply sensitivity suppression	Shih-Yuan Kao; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:46:27Z	Analysis and design of D-band injection-locked frequency dividers	Bo-Yu Lin; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:46:27Z	A 40-GHz fast-locked all-digital phase-locked loop using a modified bang-bang algorithm	Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:17Z	A 35.56GHz all-digital phase-locked loop with high resolution varactors	Chao-Ching Hung;Shen-Iuan Liu; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:17Z	A 198.9GHz ~201.0GHz injection-locked frequency divider in 65nm CMOS	Bo-Yu Lin;I-Ting Lee;Chiao-Hsing Wang;Shen-Iuan Liu; Bo-Yu Lin; I-Ting Lee; Chiao-Hsing Wang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:16Z	A 1.62/2.7-Gb/s adaptive transmitter with two-tap preemphasis using a propagation-time detector	Shih-Yuan Kao;Shen-Iuan Liu; Shih-Yuan Kao; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:16Z	A 20Gbps transmitter with adaptive pre-emphasis in 65nm CMOS technology	Shih-Yuan Kao;Shen-Iuan Liu; Shih-Yuan Kao; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:16Z	A phase-locked loop with background leakage current compensation	Jung-Yu Chang;Shen-Iuan Liu; Jung-Yu Chang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:16Z	A 258.16~259.95 GHz injection-locked frequency divider	I-Ting Lee;Chiao-Hsing Wang;Bo-Yu Lin,;Shen-Iuan Liu; I-Ting Lee; Chiao-Hsing Wang; Bo-Yu Lin,; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:16Z	An integrating analog-to-digital data converter with variable resolution	I-Hsin Wang;Shen-Iuan Liu; I-Hsin Wang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:16Z	A 1.25GHz fast-locked all-digital phase-locked loop with supply noise suppression	Chao-Ching Hung;I-Fong Chen;Shen-Iuan Liu; Chao-Ching Hung; I-Fong Chen; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T08:18:15Z	A merged CMOS digital near-end crosstalk canceller and analog equalizer for multi-lane serial-link receivers	Jian-Hao Lu;Shen-Iuan Liu; Jian-Hao Lu; Shen-Iuan Liu; SHEN-IUAN LIU; Liu, Shen-Iuan
臺大學術典藏	2018-09-10T07:42:02Z	類比排序與中值電路	�B�`�W; ��\|��; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:02Z	信號處理裝置	陳伯奇; 劉深淵; 曹恆偉; 吳靜雄; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:02Z	Divide by 4/5 counter	楊清淵; 劉深淵; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:02Z	除4/5電路	��M�W; �B�`�W; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:02Z	Direct Digital Frequency Synthesizer	游宗榜; 劉深淵; 曹恆偉; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:01Z	A 40Gb/s decision feedback equalizer using back-gate feedback technique	Chang-Lin Hsieh;Shen-Iuan Liu; Chang-Lin Hsieh; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:01Z	A 10Gb/s inductorless quarter-rate clock and data recovery circuit in 0.13um CMOS	Hong-Lin Chu, Chang-Lin Hsieh;Shen-Iuan Liu; Hong-Lin Chu, Chang-Lin Hsieh; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:01Z	A CBSC second-order sigma-delta modulator in 3μm LTPS-TFT technology	Wei-Ming Lin;Chan-Fei Lin;Shen-Iuan Liu; Wei-Ming Lin; Chan-Fei Lin; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:01Z	A delay-locked loop with digital background calibration	Wei-Ming Lin;Kuang-Fu Teng;Shen-Iuan Liu; Wei-Ming Lin; Kuang-Fu Teng; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:01Z	Loop latency reduction technique for all-digital clock and data recovery circuits	I-Fong Chen;Rong-Jyi Yang;Shen-Iuan Liu; I-Fong Chen; Rong-Jyi Yang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:00Z	A 43.7mW 96GHz phase-locked loop in 65nm CMOS technology	Kun-Hung Tsai;Shen-Iuan Liu; Kun-Hung Tsai; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:42:00Z	A wireless power telemetry with self-calibrated resonant frequency	SHEN-IUAN LIU; Shen-Iuan Liu; Wei-Jen Huang;Chein-Lung Chen;Shen-Iuan Liu; Wei-Jen Huang; Chein-Lung Chen

显示项目 91-115 / 264 (共11页)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每页显示[10|25|50]项目

	English \| 正體中文 \| 简体中文 \| 总笔数 :2856704
	造访人次 : 53684379 在线人数 : 1269 教育部委托研究计画计画执行:国立台湾大学图书馆