|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52675651
線上人數 :
541
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"shih wei yeh"的相關文件
顯示項目 1-10 / 10 (共1頁)
1
每頁顯示[10|25|50]項目
| 國立交通大學 |
2019-04-02T06:04:52Z |
An Online Recursive ICA Based Real-time Multi-channel EEG System on Chip Design with Automatic Eye Blink Artifact Rejection
|
Liao, Jui-Chieh; Shih, Wei-Yeh; Huang, Kuan-Ju; Fang, Wai-Chi |
| 國立交通大學 |
2015-05-12T02:59:52Z |
REAL-TIME MULTI-CHANNEL AUTOMATIC EYE BLINK ARTIFACT ELIMINATOR
|
Fang Wai-Chi; Liao Jui-Chieh; Shih Wei-Yeh; Huang Kuan-Ju; Chen Chiu-Kuo |
| 國立交通大學 |
2014-12-16T06:14:43Z |
REAL-TIME SIGNAL PROCESSING SYSTEM AND METHOD BASED ON MULTI-CHANNEL INDEPENDENT COMPONENT ANALYSIS
|
Fang Wai-Chi; Shih Wei-Yeh; Liao Jui-Chien; Huang Kuan-Ju; Chen Chiu-Kuo |
| 國立交通大學 |
2014-12-16T06:14:41Z |
REAL-TIME MULTI-CHANNEL EEG SIGNAL PROCESSOR BASED ON ON-LINE RECURSIVE INDEPENDENT COMPONENT ANALYSIS
|
FANG Wai-Chi; SHIH Wei-Yeh; LIAO Jui-Chieh; HUANG Kuan-Ju; CHEN Chiu-Kuo; CAUWENBERGHS Gert; JUNG Tzyy-Ping |
| 國立交通大學 |
2014-12-12T02:33:13Z |
高效率多通道線上遞迴獨立成份分析晶片設計及其於可攜式即時腦波系統的應用
|
石偉業; Shih, Wei-Yeh; 方偉騏; Fang,Wai-Chi |
| 國立交通大學 |
2014-12-08T15:36:46Z |
A Pipeline VLSI Design of Fast Singular Value Decomposition Processor for Real-time EEG System Based on On-line Recursive Independent Component Analysis
|
Huang, Kuan-Ju; Shih, Wei-Yeh; Chang, Jui Chung; Feng, Chih Wei; Fang, Wai-Chi |
| 國立交通大學 |
2014-12-08T15:36:46Z |
An Efficient VLSI Implementation of On-line Recursive ICA Processor for Real-time Multi-channel EEG Signal Separation
|
Shih, Wei-Yeh; Liao, Jui-Chieh; Huang, Kuan-Ju; Fang, Wai-Chi; Cauwenberghs, Gert; Jung, Tzyy-Ping |
| 國立交通大學 |
2014-12-08T15:35:44Z |
A VLSI Design of Singular Value Decomposition Processor Used in Real-time ICA Computation for Multi-channel EEG System
|
Huang, Kuan-Ju; Shih, Wei-Yeh; Liao, Jui-Chieh; Fang, Wai-Chi |
| 國立交通大學 |
2014-12-08T15:33:13Z |
An Online Recursive ICA Based Real-time Multi-channel EEG System on Chip Design with Automatic Eye Blink Artifact Rejection
|
Liao, Jui-Chieh; Shih, Wei-Yeh; Huang, Kuan-Ju; Fang, Wai-Chi |
| 國立交通大學 |
2014-12-08T15:30:04Z |
An Effective Chip Implementation of A Real-time Eight-channel EEG Signal Processor Based on On-line Recursive ICA Algorithm
|
Shih, Wei-Yeh; Huang, Kuan-Ju; Chen, Chiu-Kuo; Fang, Wai-Chi; Cauwenberghs, Gert; Jung, Tzyy-Ping |
顯示項目 1-10 / 10 (共1頁)
1
每頁顯示[10|25|50]項目
|
