English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  52688152    線上人數 :  907
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"shih x y"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 1-14 / 14 (共1頁)
1 
每頁顯示[10|25|50]項目

機構 日期 題名 作者
臺大學術典藏 2018-09-10T08:43:19Z Matrix Merging Scheme and Efficient Decoding Techniques for Reconfigurable QC-LDPC Decoders Chao, M.-A.;Shih, X.-Y.;Wu, A.-Y.(A.); Chao, M.-A.; Shih, X.-Y.; Wu, A.-Y.(A.); AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T08:43:19Z Matrix Merging Scheme and Efficient Decoding Techniques for Reconfigurable QC-LDPC Decoders Chao, M.-A.;Shih, X.-Y.;Wu, A.-Y.(A.); Chao, M.-A.; Shih, X.-Y.; Wu, A.-Y.(A.); AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:37:59Z A triple-mode LDPC decoder design for IEEE 802.11n system Chao, M.-A.;Wen, J.-Y.;Shih, X.-Y.;Wu, A.-Y.; Chao, M.-A.; Wen, J.-Y.; Shih, X.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:37:59Z A triple-mode LDPC decoder design for IEEE 802.11n system Chao, M.-A.;Wen, J.-Y.;Shih, X.-Y.;Wu, A.-Y.; Chao, M.-A.; Wen, J.-Y.; Shih, X.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:37:58Z A 52-mW 8.29mm2 19-mode LDPC decoder chip for mobile WiMAX applications AN-YEU(ANDY) WU; Wu, A.-Y.; Lin, C.-H.; Zhan, C.-Z.; Shih, X.-Y.; Shih, X.-Y.;Zhan, C.-Z.;Lin, C.-H.;Wu, A.-Y.
臺大學術典藏 2018-09-10T07:37:58Z A 52-mW 8.29mm2 19-mode LDPC decoder chip for mobile WiMAX applications AN-YEU(ANDY) WU; Wu, A.-Y.; Lin, C.-H.; Zhan, C.-Z.; Shih, X.-Y.; Shih, X.-Y.;Zhan, C.-Z.;Lin, C.-H.;Wu, A.-Y.
臺大學術典藏 2018-09-10T07:37:58Z A real-time programmable LDPC decoder chip for arbitrary QC-LDPC parity check matrices Shih, X.-Y.;Zhan, C.-Z.;Wu, A.-Y.; Shih, X.-Y.; Zhan, C.-Z.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:37:58Z A real-time programmable LDPC decoder chip for arbitrary QC-LDPC parity check matrices Shih, X.-Y.;Zhan, C.-Z.;Wu, A.-Y.; Shih, X.-Y.; Zhan, C.-Z.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:04:43Z High-performance scheduling algorithm for partially parallel LDPC decoder Zhan, C.-Z.; Shih, X.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:04:42Z An 8.29 mm2 52 mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13 μm CMOS process Shih, X.-Y.; Zhan, C.-Z.; Lin, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:04:41Z A 7.39mm2 76mw (1944, 972) LDPC decoder chip for IEEE 802.11n applications AN-YEU(ANDY) WU; Shih, X.-Y.; Zhan, C.-Z.; Wu, A.-Y.
臺大學術典藏 2018-09-10T06:31:52Z A 19-mode 8.29mm2 52-mW LDPC decoder chip for IEEE 802.16e system Shih, X.-Y.; Zhan, C.-Z.; Lin, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2009 A channel-adaptive early termination strategy for LDPC decoders Chen, Y.-H.;Chen, Y.-J.;Shih, X.-Y.;Wu, A.-Y.; Chen, Y.-H.; Chen, Y.-J.; Shih, X.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2009 A channel-adaptive early termination strategy for LDPC decoders Chen, Y.-H.;Chen, Y.-J.;Shih, X.-Y.;Wu, A.-Y.; Chen, Y.-H.; Chen, Y.-J.; Shih, X.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU

顯示項目 1-14 / 14 (共1頁)
1 
每頁顯示[10|25|50]項目