English  |  正體中文  |  简体中文  |  Total items :2818745  
Visitors :  28317336    Online Users :  613
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"su k w"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 121-130 of 130  (6 Page(s) Totally)
<< < 1 2 3 4 5 6 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣大學 1995-09 A high-speed 1.5 V clocked BiCMOS latch for BiCMOS dynamic pipelined digital logic VLSI systems Kuo, J.B.; Lou, J.H.; Su, K.W.
臺大學術典藏 1995-09 A high-speed 1.5 V clocked BiCMOS latch for BiCMOS dynamic pipelined digital logic VLSI systems Kuo, J.B.; Lou, J.H.; Su, K.W.; Kuo, J.B.; Lou, J.H.; Su, K.W.; KuoJB
國立臺灣大學 1994-12 A 1.5 V 10 MHz BiCMOS quasi-digital vector modulator for wireless communication IC Su, K.W.; Chen, Y.G.; Lai, C.S.; Kuo, J.B.; Wu, J.S.; Tso, H.W.
國立臺灣大學 1994-06 A BiCMOS dynamic multiplier using Wallace tree reduction architecture and 1.5 V full-swing BiCMOS dynamic logic circuit Kuo, J.B.; Su, K.W.; Lou, J.H.
臺大學術典藏 1994-06 A BiCMOS dynamic multiplier using Wallace tree reduction architecture and 1.5 V full-swing BiCMOS dynamic logic circuit Kuo, J.B.; Su, K.W.; Lou, J.H.; Kuo, J.B.; Su, K.W.; Lou, J.H.; KuoJB
國立臺灣大學 1994-05 Device-level analysis of a BiPMOS pull-down device structure for low-voltage dynamic BiCMOS VLSI Kuo, J.B.; Su, K.W.; Lou, J.H.; Ma, Y.; Chen, S.S.; Chiang, C.S.
臺大學術典藏 1994-05 Device-level analysis of a BiPMOS pull-down device structure for low-voltage dynamic BiCMOS VLSI Kuo, J.B.; Su, K.W.; Lou, J.H.; Ma, Y.; Chen, S.S.; Chiang, C.S.; Kuo, J.B.; Su, K.W.; Lou, J.H.; Ma, Y.; Chen, S.S.; Chiang, C.S.; KuoJB
國立臺灣大學 1993-11 1.5V BiCMOS dynamic multiplier using Wallace tree reduction architecture Kuo, J.B.; Su, K.W.; Lou, J.H.
臺大學術典藏 1993-11 1.5V BiCMOS dynamic multiplier using Wallace tree reduction architecture KuoJB; Su, K.W.; Lou, J.H.; Kuo, J.B.; Kuo, J.B.; Su, K.W.; Lou, J.H.
國立臺灣大學 1993-03 BiCMOS dynamic minimum circuit using a parallel comparison algorithm for fuzzy controllers Chen, S.S.; Chiang, C.S.; Su, K.W.; Kuo, J.B.

Showing items 121-130 of 130  (6 Page(s) Totally)
<< < 1 2 3 4 5 6 > >>
View [10|25|50] records per page