English  |  正體中文  |  简体中文  |  總筆數 :2823024  
造訪人次 :  30228164    線上人數 :  831
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"su pin"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 126-175 / 198 (共4頁)
<< < 1 2 3 4 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立交通大學 2014-12-08T15:36:16Z Analysis of Ultra-Thin-Body SOI Subthreshold SRAM Considering Line-Edge Roughness, Work Function Variation, and Temperature Sensitivity Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:36:11Z FinFET SRAM Cell Optimization Considering Temporal Variability due to NBTI/PBTI and Surface Orientation Hu, Vita Pi-Ho; Fan, Ming-Long; Hsieh, Chien-Yu; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:35:55Z Investigation of Backgate-Bias Dependence of Threshold-Voltage Sensitivity to Process and Temperature Variations for Ultra-Thin-Body Hetero-Channel MOSFETs Yu, Chang-Hung; Su, Pin
國立交通大學 2014-12-08T15:35:52Z Single-trap-induced random telegraph noise for FinFET, Si/Ge Nanowire FET, Tunnel FET, SRAM and logic circuits Fan, Ming-Long; Yang, Shao-Yu; Hu, Vita Pi-Ho; Chen, Yin-Nien; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:35:20Z Simulation and Investigation of Random Grain-Boundary-Induced Variabilities for Stackable NAND Flash Using 3-D Voronoi Grain Patterns Yang, Ching-Wei; Su, Pin
國立交通大學 2014-12-08T15:35:18Z Impacts of Single Trap Induced Random Telegraph Noise on Si and Ge Nanowire FETs, 6T SRAM Cells and Logic Circuits Yang, Shao-Yu; Chen, Yin-Nien; Fan, Ming-Long; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:32:43Z Analysis of Germanium FinFET Logic Circuits and SRAMs with Asymmetric Gate to Source/Drain Underlap Devices Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:32:43Z Source/Drain Series Resistance Induced Feedback Effect on Drain Current Mismatch and Its Implication Kuo, Jack J. -Y.; Fan, Ming-Long; Lee, Wei; Su, Pin
國立交通大學 2014-12-08T15:32:43Z Design and Optimization of 6T SRAM using Vertically Stacked Nanowire MOSFETs Tsai, Ming-Fu; Fan, Ming-Long; Pao, Chia-Hao; Chen, Yin-Nien; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:32:20Z Comparative Leakage Analysis of GeOI FinFET and Ge Bulk FinFET Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:32:12Z Investigation of Single-Trap-Induced Random Telegraph Noise for Tunnel FET Based Devices, 8T SRAM Cell, and Sense Amplifiers Fan, Ming-Long; Hu, Vita Pi-Ho; Chen, Yin-Nien; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:32:12Z Device Design and Analysis of Logic Circuits and SRAMs for Germanium FinFETs on SOI and Bulk Substrates Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:31:13Z Threshold Voltage Design of UTB SOI SRAM With Improved Stability/Variability for Ultralow Voltage Near Subthreshold Operation Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:30:35Z Analysis of Single-Trap-Induced Random Telegraph Noise and its Interaction With Work Function Variation for Tunnel FET Fan, Ming-Long; Hu, Vita Pi-Ho; Chen, Yin-Nein; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:30:30Z Threshold Voltage Design and Performance Assessment of Hetero-Channel SRAM Cells Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:30:25Z Design and Analysis of Robust Tunneling FET SRAM Chen, Yin-Nien; Fan, Ming-Long; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:30:22Z Investigation and Comparison of Work Function Variation for FinFET and UTB SOI Devices Using a Voronoi Approach Chou, Shao-Heng; Fan, Ming-Long; Su, Pin
國立交通大學 2014-12-08T15:30:04Z Variation Tolerant CLSAs for Nanoscale Bulk-CMOS and FinFET SRAM Tsai, Ming-Fu; Tsai, Jen-Huan; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:30:03Z A Comprehensive Comparative Analysis of FinFET and Trigate Device, SRAM and Logic Circuits Pao, Chia-Hao; Fan, Ming-Long; Tsai, Ming-Fu; Chen, Yin-Nien; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:29:40Z Variability Analysis of Sense Amplifier for FinFET Subthreshold SRAM Applications Fan, Ming-Long; Hu, Vita Pi-Ho; Chen, Yin-Nien; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:28:05Z Impacts of Random Telegraph Noise on FinFET Devices, 6T SRAM cell, and Logic Circuits Fan, Ming-Long; Hu, Vita Pi-Ho; Chen, Yin-Nien; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:25:22Z Quantum Confinement Effect in Short-Channel Gate-All-Around MOSFETs and Its Impact on the Sensitivity of Threshold Voltage to Process Variations Wu, Yu-Sheng; Su, Pin
國立交通大學 2014-12-08T15:25:21Z Investigation of Static Noise Margin of FinFET SRAM Cells in Sub-threshold Region Fan, Ming-Long; Wu, Yu-Sheng; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:25:09Z Temperature Dependences of RF Small-Signal Characteristics for the SOI Dynamic Threshold Voltage MOSFET Wang, Sheng-Chun; Su, Pin; Chen, Kun-Ming; Huang, Sheng-Yi; Hung, Cheng-Chou; Huang, Guo-Wei
國立交通大學 2014-12-08T15:25:08Z RF extrinsic resistance extraction considering neutral-body effect for partially-depleted SOI MOSFETs Wang, Sheng-Chun; Su, Pin; Chen, Kun-Ming; Lin, Chien-Ting; Liang, Victor; Huang, Guo-Wei
國立交通大學 2014-12-08T15:24:28Z Investigation of Low Frequency Noise in Uniaxial Strained PMOSFETs Kuo, Jack J. -Y.; Chen, William P. -N.; Su, Pin
國立交通大學 2014-12-08T15:24:25Z Investigation of Static Noise Margin of Ultra-Thin-Body SOI SRAM Cells in Subthreshold Region using Analytical Solution of Poisson's Equation Hu, Vita Pi-Ho; Wu, Yu-Sheng; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:23:48Z "Analysis of Single-Trap-Induced Random Telegraph Noise on FinFET Devices, 6T SRAM Cell, and Logic Circuits" Fan, Ming-Long; Hu, Vita Pi-Ho; Chen, Yin-Nien; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:23:33Z Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs Hsieh, Chien-Yu; Fan, Ming-Long; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:23:32Z Impact of Quantum Confinement on Backgate-Bias Modulated Threshold-Voltage and Subthreshold Characteristics for Ultra-Thin-Body GeOI MOSFETs Yu, Chang-Hung; Wu, Yu-Sheng; Hu, Vita Pi-Ho; Su, Pin
國立交通大學 2014-12-08T15:22:22Z Impact of Quantum Confinement on Subthreshold Swing and Electrostatic Integrity of Ultra-Thin-Body GeOI and InGaAs-OI n-MOSFETs Yu, Chang-Hung; Wu, Yu-Sheng; Hu, Vita Pi-Ho; Su, Pin
國立交通大學 2014-12-08T15:21:55Z Investigation of Temperature-Dependent High-Frequency Noise Characteristics for Deep-Submicrometer Bulk and SOI MOSFETs Wang, Sheng-Chun; Su, Pin; Chen, Kun-Ming; Chen, Bo-Yuan; Huang, Guo-Wei
國立交通大學 2014-12-08T15:21:55Z Impact of Uniaxial Strain on Channel Backscattering Characteristics and Drain Current Variation for Nanoscale PMOSFETs Lee, Wei; Kuo, Jack J. -Y.; Chen, Willian P. -N.; Su, Pin; Jeng, Min-Chie
國立交通大學 2014-12-08T15:21:54Z A Closed-Form Quantum "Dark Space" Model for Predicting the Electrostatic Integrity of Germanium MOSFETs With High-k Gate Dielectric Wu, Yu-Sheng; Su, Pin
國立交通大學 2014-12-08T15:21:25Z Band-to-Band-Tunneling Leakage Suppression for Ultra-Thin-Body GeOI MOSFETs Using Transistor Stacking Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:21:20Z Impacts of Single Trap Induced Random Telegraph Noise on FinFET Devices and SRAM Cell Stability Fan, Ming-Long; Hu, Vita Pi-Ho; Chen, Yin-Nien; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:21:19Z Comprehensive Analysis of UTB GeOI Logic Circuits and 6T SRAM Cells considering Variability and Temperature Sensitivity Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:21:19Z Self-Heating Induced Feedback Effect on Drain Current Mismatch and Its Modeling Kuo, Jack J-Y.; Su, Pin
國立交通大學 2014-12-08T15:20:59Z Enhanced Temperature Dependence of Phonon-Scattering-Limited Mobility in Compressively Uniaxial Strained pMOSFETs Chen, William Po-Nien; Kuo, Jack Jyun-Yan; Su, Pin
國立交通大學 2014-12-08T15:19:54Z Design and Analysis of Ultra-Thin-Body SOI Based Subthreshold SRAM Hu, Vita Pi-Ho; Wu, Yu-Sheng; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:16:47Z Investigation of scaling for multi-gate MOSFETs using analytical solution of 3-D Poisson's equation Wu, Yu-Sheng; Su, Pin
國立交通大學 2014-12-08T15:14:23Z Investigation of analogue performance for process-induced-strained PMOSFETs Kuo, Jack J-Y; Chen, William P-N; Su, Pin
國立交通大學 2014-12-08T15:14:12Z On the RF extrinsic resistance extraction for partially-depleted SOI MOSFETs Wang, Sheng-Chun; Su, Pin; Chen, Kun-Ming; Lin, Chien-Ting; Liang, Victor; Huang, Guo-Wei
國立交通大學 2014-12-08T15:13:45Z On the enhanced impact ionization in uniaxial strained p-MOSFETs Su, Pin; Kuo, Jack J. -Y.
國立交通大學 2014-12-08T15:12:40Z Investigation of anomalous inversion C-V characteristics for long-channel MOSFETs with leaky dielectrics: Mechanisms and reconstruction Lee, Wei; Su, Pin; Su, Ke-Wei; Chiang, Chung-Shi; Liu, Sally
國立交通大學 2014-12-08T15:12:24Z Investigation of random dopant fluctuation for multi-gate metal-oxide-semiconductor field-effect transistors using analytical solutions of three-dimensional Poisson's equation Wu, Yu-Sheng; Su, Pin
國立交通大學 2014-12-08T15:12:12Z Sensitivity of multigate MOSFETs to process variations - An assessment based on analytical solutions of 3-D Poisson's equation Wu, Yu-Sheng; Su, Pin
國立交通大學 2014-12-08T15:12:04Z FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics Hu, Vita Pi-Ho; Fan, Ming-Long; Hsieh, Chien-Yu; Su, Pin; Chuang, Ching-Te
國立交通大學 2014-12-08T15:12:04Z Investigation of High-Frequency Noise Characteristics in Tensile-Strained nMOSFETs Wang, Sheng-Chun; Su, Pin; Chen, Kun-Ming; Chen, Bo-Yuan; Huang, Guo-Wei; Hung, Cheng-Chou; Huang, Sheng-Yi; Fan, Cheng-Wen; Tzeng, Chih-Yuh; Chou, Sam
國立交通大學 2014-12-08T15:12:03Z Comparison of 4T and 6T FinFET SRAM Cells for Subthreshold Operation Considering Variability-A Model-Based Approach Fan, Ming-Long; Wu, Yu-Sheng; Hu, Vita Pi-Ho; Hsieh, Chien-Yu; Su, Pin; Chuang, Ching-Te

顯示項目 126-175 / 198 (共4頁)
<< < 1 2 3 4 > >>
每頁顯示[10|25|50]項目