English  |  正體中文  |  简体中文  |  2817097  
???header.visitor??? :  27674836    ???header.onlineuser??? :  789
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"tang tien hao"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-6 of 6  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2018-08-21T05:57:09Z Low-Trigger ESD Protection Design with Latch-Up Immunity for 5-V CMOS Application by Drain Engineering Chiang, Chun; Chang, Ping-Chen; Chao, Mei-Ling; Tang, Tien-Hao; Su, Kuan-Cheng; Ker, Ming-Dou
國立交通大學 2014-12-08T15:25:18Z Low-Leakage Electrostatic Discharge Protection Circuit in 65-nm Fully-Silicided CMOS Technology Wang, Chang-Tzu; Ker, Ming-Dou; Tang, Tien-Hao; Su, Kuan-Cheng
國立交通大學 2014-12-08T15:25:06Z ESC robustness of 40-V CMOS devices with/without drift implant Chang, Wei-Jen; Ker, Ming-Dou; Lai, Tai-Hsiang; Tang, Tien-Hao; Su, Kuan-Cheng
國立交通大學 2014-12-08T15:15:11Z Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes Ker, Ming-Dou; Wang, Chang-Tzu; Tang, Tien-Hao; Su, Kuan-Cbeng
國立交通大學 2014-12-08T15:12:36Z The impact of N-drift implant on ESD robustness of high-voltage NMOS with embedded SCR structure in 40-V CMOS process Chang, Wei-Jen; Ker, Ming-Dou; Lai, Tai-Xiang; Tang, Tien-Hao; Su, Kuan-Cheng
義守大學 2009 Low-leakage electrostatic discharge protection circuit in 65-nm fully-silicided CMOS technology Wang, Chang-Tzu ; Ker, Ming-Dou ; Tang, Tien-Hao ; Su, Kuan-Cheng

Showing items 1-6 of 6  (1 Page(s) Totally)
1 
View [10|25|50] records per page