English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  50685467    在线人数 :  265
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"v p h hu"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 41-65 / 81 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2020-10-07T01:23:13Z Evaluation of Monolayer and Bilayer 2-D Transition Metal Dichalcogenide Devices for SRAM Applications VITA PI-HO HU; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; Vita Pi-Ho Hu; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; VITA PI-HO HU; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; 胡璧合
臺大學術典藏 2020-10-07T01:23:13Z Evaluation of Monolayer and Bilayer 2-D Transition Metal Dichalcogenide Devices for SRAM Applications VITA PI-HO HU; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; Vita Pi-Ho Hu; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; VITA PI-HO HU; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; 胡璧合
臺大學術典藏 2020-10-07T01:23:13Z Evaluation of Monolayer and Bilayer 2-D Transition Metal Dichalcogenide Devices for SRAM Applications VITA PI-HO HU; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; Vita Pi-Ho Hu; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; VITA PI-HO HU; C.-H. Yu; M.-L. Fan; K.-C. Yu; V. P.-H. Hu; Pin Su; C.-T. Chuang; 胡璧合
臺大學術典藏 2020-10-07T01:23:12Z Optimization of III-V heterojunction tunnel FET with non-uniform channel thickness for performance enhancement and ambipolar leakage suppression VITA PI-HO HU; 胡璧合; C.-T. Wang; V. P.-H. Hu; VITA PI-HO HU; C.-T. Wang; V. P.-H. Hu
臺大學術典藏 2020-10-07T01:23:12Z Optimization of III-V heterojunction tunnel FET with non-uniform channel thickness for performance enhancement and ambipolar leakage suppression VITA PI-HO HU; 胡璧合; C.-T. Wang; V. P.-H. Hu; VITA PI-HO HU; C.-T. Wang; V. P.-H. Hu
臺大學術典藏 2020-10-07T01:23:11Z Impact of Work Function Variation, Line-Edge Roughness, and Ferroelectric Properties Variation on Negative Capacitance FETs V. P.-H. Hu;P.-C. Chiu;Y.-C. Lu; V. P.-H. Hu; P.-C. Chiu; Y.-C. Lu; VITA PI-HO HU; V. P.-H. Hu; P.-C. Chiu; Y.-C. Lu; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:11Z Impact of Work Function Variation, Line-Edge Roughness, and Ferroelectric Properties Variation on Negative Capacitance FETs V. P.-H. Hu;P.-C. Chiu;Y.-C. Lu; V. P.-H. Hu; P.-C. Chiu; Y.-C. Lu; VITA PI-HO HU; V. P.-H. Hu; P.-C. Chiu; Y.-C. Lu; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:11Z Impact of Work Function Variation, Line-Edge Roughness, and Ferroelectric Properties Variation on Negative Capacitance FETs V. P.-H. Hu;P.-C. Chiu;Y.-C. Lu; V. P.-H. Hu; P.-C. Chiu; Y.-C. Lu; VITA PI-HO HU; V. P.-H. Hu; P.-C. Chiu; Y.-C. Lu; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020 Optimization of Negative-Capacitance Vertical-Tunnel FET(NCVT-FET) VITA PI-HO HU; 胡璧合; C. Hu; V. P.-H. Hu;H.-H. Lin;Y.-K. Lin;C. Hu; V. P.-H. Hu; H.-H. Lin; Y.-K. Lin; C. Hu; VITA PI-HO HU; V. P.-H. Hu; H.-H. Lin; Y.-K. Lin
臺大學術典藏 2020 Optimization of Negative-Capacitance Vertical-Tunnel FET(NCVT-FET) VITA PI-HO HU; 胡璧合; C. Hu; V. P.-H. Hu;H.-H. Lin;Y.-K. Lin;C. Hu; V. P.-H. Hu; H.-H. Lin; Y.-K. Lin; C. Hu; VITA PI-HO HU; V. P.-H. Hu; H.-H. Lin; Y.-K. Lin
臺大學術典藏 2020 Optimization of Negative-Capacitance Vertical-Tunnel FET(NCVT-FET) VITA PI-HO HU; 胡璧合; C. Hu; V. P.-H. Hu;H.-H. Lin;Y.-K. Lin;C. Hu; V. P.-H. Hu; H.-H. Lin; Y.-K. Lin; C. Hu; VITA PI-HO HU; V. P.-H. Hu; H.-H. Lin; Y.-K. Lin
臺大學術典藏 2020 Negative Capacitance Junctionless Device With Mid-Gap Work Function for Low Power Applications M. Gupta;V. P.-H. Hu;VITA PI-HO H; M. Gupta; V. P.-H. Hu; VITA PI-HO HU; M. Gupta; V. P.-H. Hu; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020 Negative Capacitance Junctionless Device With Mid-Gap Work Function for Low Power Applications M. Gupta;V. P.-H. Hu;VITA PI-HO H; M. Gupta; V. P.-H. Hu; VITA PI-HO HU; M. Gupta; V. P.-H. Hu; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020 Negative Capacitance Junctionless Device With Mid-Gap Work Function for Low Power Applications M. Gupta;V. P.-H. Hu;VITA PI-HO H; M. Gupta; V. P.-H. Hu; VITA PI-HO HU; M. Gupta; V. P.-H. Hu; 胡璧合; VITA PI-HO HU
臺大學術典藏 2018 Analysis of switching characteristics for negative capacitance ultra-thin-body germanium-on-insulator MOSFETs V. P.-H. Hu; P.-C. Chiu; 胡璧合; VITA PI-HO HU; VITA PI-HO HU; V. P.-H. Hu; P.-C. Chiu
臺大學術典藏 2018 Analysis of switching characteristics for negative capacitance ultra-thin-body germanium-on-insulator MOSFETs V. P.-H. Hu; P.-C. Chiu; 胡璧合; VITA PI-HO HU; VITA PI-HO HU; V. P.-H. Hu; P.-C. Chiu
臺大學術典藏 2017 Reliability-Tolerant Design for Ultra-Thin-Body GeOI 6T SRAM Cell and Sense Amplifier VITA PI-HO HU; V. P.-H. Hu; VITA PI-HO HU; V. P.-H. Hu; 胡璧合; VITA PI-HO HU
臺大學術典藏 2017 Reliability-Tolerant Design for Ultra-Thin-Body GeOI 6T SRAM Cell and Sense Amplifier VITA PI-HO HU; V. P.-H. Hu; VITA PI-HO HU; V. P.-H. Hu; 胡璧合; VITA PI-HO HU
臺大學術典藏 2015 Analysis of GeOI FinFET 6T SRAM Cells With Variation-Tolerant WLUD Read-Assist and TVC Write-Assist M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu;M.-L. Fan;P. Su;C.-T. Chuang;; P. Su; C.-T. Chuang; VITA PI-HO HU; V. P.-H. Hu; M.-L. Fan; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2015 Analysis of GeOI FinFET 6T SRAM Cells With Variation-Tolerant WLUD Read-Assist and TVC Write-Assist M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu;M.-L. Fan;P. Su;C.-T. Chuang;; P. Su; C.-T. Chuang; VITA PI-HO HU; V. P.-H. Hu; M.-L. Fan; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2015 Analysis of GeOI FinFET 6T SRAM Cells With Variation-Tolerant WLUD Read-Assist and TVC Write-Assist M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu;M.-L. Fan;P. Su;C.-T. Chuang;; P. Su; C.-T. Chuang; VITA PI-HO HU; V. P.-H. Hu; M.-L. Fan; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2015 Investigation of Backgate-Biasing Effect for Ultrathin-Body III-V Heterojunction Tunnel FET C.-W. Hsu; Pin Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU; Y.-N. Chen; V. P.-H. Hu; M.-L. Fan; Pin Su; C.-T. Chuang; VITA PI-HO HU; C.-W. Hsu; Y.-N. Chen; V. P.-H. Hu; M.-L. Fan; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;C.-W. Hsu;Pin Su;C.-T. Chuang
臺大學術典藏 2015 Investigation of Backgate-Biasing Effect for Ultrathin-Body III-V Heterojunction Tunnel FET C.-W. Hsu; Pin Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU; Y.-N. Chen; V. P.-H. Hu; M.-L. Fan; Pin Su; C.-T. Chuang; VITA PI-HO HU; C.-W. Hsu; Y.-N. Chen; V. P.-H. Hu; M.-L. Fan; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;C.-W. Hsu;Pin Su;C.-T. Chuang
臺大學術典藏 2015 Investigation of Backgate-Biasing Effect for Ultrathin-Body III-V Heterojunction Tunnel FET C.-W. Hsu; Pin Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU; Y.-N. Chen; V. P.-H. Hu; M.-L. Fan; Pin Su; C.-T. Chuang; VITA PI-HO HU; C.-W. Hsu; Y.-N. Chen; V. P.-H. Hu; M.-L. Fan; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;C.-W. Hsu;Pin Su;C.-T. Chuang
臺大學術典藏 2014 Evaluation of Stabilit, Performance of Ultra-Low Voltage MOSFET, TFET, and Mixed TFET-MOSFET SRAM Cell With Write-Assist Circuits VITA PI-HO HU; 胡璧合; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; Y.-N. Chen; VITA PI-HO HU; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; Y.-N. Chen; Y.-N. Chen;M.-L. Fan;V. P.-H. Hu;Pin Su;C.-T. Chuang

显示项目 41-65 / 81 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目