English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  50684935    線上人數 :  281
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"v p h hu"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 16-40 / 81 (共4頁)
1 2 3 4 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
臺大學術典藏 2020-10-07T01:23:17Z Variability Analysis of Sense Amplifier for FinFET Subthreshold SRAM Applications 胡璧合; VITA PI-HO HU; C.-T. Chuang; P. Su; Y.-N. Chen; V. P.-H. Hu; M.-L. Fan; VITA PI-HO HU; P. Su; C.-T. Chuang; Y.-N. Chen; V. P.-H. Hu; M.-L. Fan
臺大學術典藏 2020-10-07T01:23:16Z Threshold Voltage Design of UTB SOI SRAM With Improved Stability/Variability for Ultralow Voltage Near Subthreshold Operation VITA PI-HO HU; C.-T. Chuang; P. Su; M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu;M.-L. Fan;P. Su;C.-T. Chuang; V. P.-H. Hu; M.-L. Fan; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:16Z Threshold Voltage Design of UTB SOI SRAM With Improved Stability/Variability for Ultralow Voltage Near Subthreshold Operation VITA PI-HO HU; C.-T. Chuang; P. Su; M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu;M.-L. Fan;P. Su;C.-T. Chuang; V. P.-H. Hu; M.-L. Fan; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:16Z Threshold Voltage Design of UTB SOI SRAM With Improved Stability/Variability for Ultralow Voltage Near Subthreshold Operation VITA PI-HO HU; C.-T. Chuang; P. Su; M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu;M.-L. Fan;P. Su;C.-T. Chuang; V. P.-H. Hu; M.-L. Fan; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:16Z Analysis of Single-Trap-Induced Random Telegraph Noise and its Interaction With Work Function Variation for Tunnel FET M.-L. Fan; VITA PI-HO HU; C.-T. Chuang; P. Su; Y.-N. Chen; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:16Z Analysis of Single-Trap-Induced Random Telegraph Noise and its Interaction With Work Function Variation for Tunnel FET M.-L. Fan; VITA PI-HO HU; C.-T. Chuang; P. Su; Y.-N. Chen; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:16Z Analysis of Single-Trap-Induced Random Telegraph Noise and its Interaction With Work Function Variation for Tunnel FET M.-L. Fan; VITA PI-HO HU; C.-T. Chuang; P. Su; Y.-N. Chen; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; V. P.-H. Hu; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:16Z Design and Analysis of Robust Tunneling FET SRAM C.-T. Chuang; V. P.-H. Hu; P. Su; Y.-N. Chen; M.-L. Fan; Y.-N. Chen;M.-L. Fan;V. P.-H. Hu;P. Su;C.-T. Chuang; Y.-N. Chen; M.-L. Fan; V. P.-H. Hu; P. Su; C.-T. Chuang; VITA PI-HO HU; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:16Z Design and Analysis of Robust Tunneling FET SRAM C.-T. Chuang; V. P.-H. Hu; P. Su; Y.-N. Chen; M.-L. Fan; Y.-N. Chen;M.-L. Fan;V. P.-H. Hu;P. Su;C.-T. Chuang; Y.-N. Chen; M.-L. Fan; V. P.-H. Hu; P. Su; C.-T. Chuang; VITA PI-HO HU; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:16Z Design and Analysis of Robust Tunneling FET SRAM C.-T. Chuang; V. P.-H. Hu; P. Su; Y.-N. Chen; M.-L. Fan; Y.-N. Chen;M.-L. Fan;V. P.-H. Hu;P. Su;C.-T. Chuang; Y.-N. Chen; M.-L. Fan; V. P.-H. Hu; P. Su; C.-T. Chuang; VITA PI-HO HU; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:15Z Evaluation of Sub-0.2 V High-Speed Low-Power Circuits Using Hetero-Channel MOSFET and Tunneling FET Devices VITA PI-HO HU; 胡璧合; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; Y.-N. Chen; VITA PI-HO HU; Pin Su; C.-T. Chuang; Y.-N. Chen;M.-L. Fan;V. P.-H. Hu;Pin Su;C.-T. Chuang; Y.-N. Chen; M.-L. Fan; V. P.-H. Hu
臺大學術典藏 2020-10-07T01:23:15Z Evaluation of Sub-0.2 V High-Speed Low-Power Circuits Using Hetero-Channel MOSFET and Tunneling FET Devices VITA PI-HO HU; 胡璧合; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; Y.-N. Chen; VITA PI-HO HU; Pin Su; C.-T. Chuang; Y.-N. Chen;M.-L. Fan;V. P.-H. Hu;Pin Su;C.-T. Chuang; Y.-N. Chen; M.-L. Fan; V. P.-H. Hu
臺大學術典藏 2020-10-07T01:23:15Z Evaluation of Sub-0.2 V High-Speed Low-Power Circuits Using Hetero-Channel MOSFET and Tunneling FET Devices VITA PI-HO HU; 胡璧合; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; Y.-N. Chen; VITA PI-HO HU; Pin Su; C.-T. Chuang; Y.-N. Chen;M.-L. Fan;V. P.-H. Hu;Pin Su;C.-T. Chuang; Y.-N. Chen; M.-L. Fan; V. P.-H. Hu
臺大學術典藏 2020-10-07T01:23:15Z Stability and Performance Optimization of Heterochannel Monolithic 3-D SRAM Cells Considering Interlayer Coupling 胡璧合; VITA PI-HO HU; C.-T. Chuang; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; VITA PI-HO HU; M.-L. Fan; V. P.-H. Hu; Y.-N. Chen; P. Su
臺大學術典藏 2020-10-07T01:23:15Z Stability and Performance Optimization of Heterochannel Monolithic 3-D SRAM Cells Considering Interlayer Coupling 胡璧合; VITA PI-HO HU; C.-T. Chuang; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; VITA PI-HO HU; M.-L. Fan; V. P.-H. Hu; Y.-N. Chen; P. Su
臺大學術典藏 2020-10-07T01:23:15Z Stability and Performance Optimization of Heterochannel Monolithic 3-D SRAM Cells Considering Interlayer Coupling 胡璧合; VITA PI-HO HU; C.-T. Chuang; M.-L. Fan;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; VITA PI-HO HU; M.-L. Fan; V. P.-H. Hu; Y.-N. Chen; P. Su
臺大學術典藏 2020-10-07T01:23:15Z Single-trap-induced random telegraph noise for FinFET, Si/Ge Nanowire FET, Tunnel FET, SRAM and logic circuits C.-T. Chuang; Y.-N. Chen; P. Su; V. P.-H. Hu; S.-Y. Yang; M.-L. Fan;S.-Y. Yang;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; S.-Y. Yang; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; VITA PI-HO HU; M.-L. Fan; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:15Z Single-trap-induced random telegraph noise for FinFET, Si/Ge Nanowire FET, Tunnel FET, SRAM and logic circuits C.-T. Chuang; Y.-N. Chen; P. Su; V. P.-H. Hu; S.-Y. Yang; M.-L. Fan;S.-Y. Yang;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; S.-Y. Yang; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; VITA PI-HO HU; M.-L. Fan; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:15Z Single-trap-induced random telegraph noise for FinFET, Si/Ge Nanowire FET, Tunnel FET, SRAM and logic circuits C.-T. Chuang; Y.-N. Chen; P. Su; V. P.-H. Hu; S.-Y. Yang; M.-L. Fan;S.-Y. Yang;V. P.-H. Hu;Y.-N. Chen;P. Su;C.-T. Chuang; M.-L. Fan; S.-Y. Yang; V. P.-H. Hu; Y.-N. Chen; P. Su; C.-T. Chuang; VITA PI-HO HU; M.-L. Fan; 胡璧合; VITA PI-HO HU
臺大學術典藏 2020-10-07T01:23:14Z Investigation and Simulation of Work-Function Variation for III-V Broken-Gap Heterojunction Tunnel FET VITA PI-HO HU; 胡璧合; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-W. Hsu; VITA PI-HO HU; Pin Su; V. P.-H. Hu; C.-W. Hsu; M.-L. Fan; C.-W. Hsu;M.-L. Fan;V. P.-H. Hu;Pin Su
臺大學術典藏 2020-10-07T01:23:14Z Investigation and Simulation of Work-Function Variation for III-V Broken-Gap Heterojunction Tunnel FET VITA PI-HO HU; 胡璧合; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-W. Hsu; VITA PI-HO HU; Pin Su; V. P.-H. Hu; C.-W. Hsu; M.-L. Fan; C.-W. Hsu;M.-L. Fan;V. P.-H. Hu;Pin Su
臺大學術典藏 2020-10-07T01:23:14Z Investigation and Simulation of Work-Function Variation for III-V Broken-Gap Heterojunction Tunnel FET VITA PI-HO HU; 胡璧合; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-W. Hsu; VITA PI-HO HU; Pin Su; V. P.-H. Hu; C.-W. Hsu; M.-L. Fan; C.-W. Hsu;M.-L. Fan;V. P.-H. Hu;Pin Su
臺大學術典藏 2020-10-07T01:23:14Z Impacts of Work Function Variation and Line-Edge Roughness on TFET and FinFET Devices and 32-Bit CLA Circuits VITA PI-HO HU; 胡璧合; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-J. Chen; Y.-N. Chen; VITA PI-HO HU; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-J. Chen; Y.-N. Chen; Y.-N. Chen;C.-J. Chen;M.-L. Fan;V. P.-H. Hu;Pin Su;C.-T. Chuang
臺大學術典藏 2020-10-07T01:23:14Z Impacts of Work Function Variation and Line-Edge Roughness on TFET and FinFET Devices and 32-Bit CLA Circuits VITA PI-HO HU; 胡璧合; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-J. Chen; Y.-N. Chen; VITA PI-HO HU; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-J. Chen; Y.-N. Chen; Y.-N. Chen;C.-J. Chen;M.-L. Fan;V. P.-H. Hu;Pin Su;C.-T. Chuang
臺大學術典藏 2020-10-07T01:23:14Z Impacts of Work Function Variation and Line-Edge Roughness on TFET and FinFET Devices and 32-Bit CLA Circuits VITA PI-HO HU; 胡璧合; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-J. Chen; Y.-N. Chen; VITA PI-HO HU; C.-T. Chuang; Pin Su; V. P.-H. Hu; M.-L. Fan; C.-J. Chen; Y.-N. Chen; Y.-N. Chen;C.-J. Chen;M.-L. Fan;V. P.-H. Hu;Pin Su;C.-T. Chuang

顯示項目 16-40 / 81 (共4頁)
1 2 3 4 > >>
每頁顯示[10|25|50]項目