English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52806762    Online Users :  563
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"wang chorng kuang"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 6-30 of 50  (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣大學 2005-05 High speed pilot-less sampling frequency acquisition for DMT systems Chang, Ching-Chi; Wang, Chorng-Kuang
國立臺灣大學 2005-05 A multi-band multi-standard RF front-end IEEE 802.16a for IEEE 802.16a and IEEE 802.11 a/b/g applications Wang, Chao-Shiun; Li, Wei-Chang; Wang, Chorng-Kuang
國立臺灣大學 2005-05 Digital VLSI OFDM transceiver architecture for wireless SoC design Tseng, Wei-Hsiang; Chang, Ching-Chi; Wang, Chorng-Kuang
國立臺灣大學 2005-05 A 15mW 69dB 2 Gsamples/s CMOS analog front-end for low-band UWB applications Lee, Hua-Chin; Lin, Chien-Chih; Wu, Chia-Hsin; Liu, Shen-Iuan; Wang, Chorng-Kuang; Tsao, Hen-Wai
臺大學術典藏 2005-05 A multi-band multi-standard RF front-end IEEE 802.16a for IEEE 802.16a and IEEE 802.11 a/b/g applications Wang, Chao-Shiun; Li, Wei-Chang; Wang, Chorng-Kuang; Wang, Chao-Shiun; Li, Wei-Chang; Wang, Chorng-Kuang
國立臺灣大學 2005-02 A regenerative semi-dynamic frequency divider for mode-1 MB-OFDM UWB hopping carrier generation Lin, Chien-chih; Wang, Chorng-Kuang
國立臺灣大學 2004-12 A variable-length DHT-based FFT/IFFT processor for VDSL/ADSL systems Pao, Tsung-Chieh; Chang, Ching-Chi; Wang, Chorng-Kuang
國立臺灣大學 2004-09 A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generator Liu, Tsung-Te; Wang, Chorng-Kuang
臺大學術典藏 2004-09 A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generator Liu, Tsung-Te; Wang, Chorng-Kuang; Liu, Tsung-Te; Wang, Chorng-Kuang
國立臺灣大學 2004-08 A 14 GHz DLL based low-jitter multi-phase clock generator for low-band ultra-wideband application Liu, Tsung-Te; Wang, Chorng-Kuang
國立臺灣大學 2004-08 A 1.8V 2.5-5.2 GHz CMOS dual-input two-stage ring VCO Tu, Wei-Hsuan; Yeh, Jyh-Yih; Tsai, Hung-Chieh; Wang, Chorng-Kuang
國立臺灣大學 2004-08 A 3.1-10.6 GHz CMOS cascaded two-stage distributed amplifier for ultra-wideband application Chen, Kuan-Hung; Wang, Chorng-Kuang
國立臺灣大學 2004-08 A dual-band IEEE 802.11a/b/g receiver front-end using half-IF and dual-conversion Hou, Chun-Chih; Chang, Ching-Chi; Wang, Chorng-Kuang
國立臺灣大學 2004-08 A hardware efficient 64-QAM low-IF transceiver baseband for broadband communications Chang, Ching-Chi; Shiue, Muh-Tian; Wang, Chorng-Kuang
臺大學術典藏 2004-08 A 14 GHz DLL based low-jitter multi-phase clock generator for low-band ultra-wideband application Liu, Tsung-Te; Wang, Chorng-Kuang; Liu, Tsung-Te; Wang, Chorng-Kuang
國立臺灣大學 2004-05 A 10 Gbase-LX4 receiver front end transimpedance amplifier and limiting amplifier Tsai, Hung-Chieh; Yeh, Jyh-Yih; Tu, Wei-Hsuan; Lee, Tai-Cheng; Wang, Chorng-Kuang
臺大學術典藏 2004-05 A 10 Gbase-LX4 receiver front end transimpedance amplifier and limiting amplifier Tsai, Hung-Chieh; Yeh, Jyh-Yih; Tu, Wei-Hsuan; Lee, Tai-Cheng; Wang, Chorng-Kuang; Tsai, Hung-Chieh; Yeh, Jyh-Yih; Tu, Wei-Hsuan; Lee, Tai-Cheng; Wang, Chorng-Kuang
國立臺灣大學 2002-08 A VLSI architecture of DMT based transceiver for VDSL system Chang, Ching-Chi; Shieu, Muh-Tian; Wang, Chorng-Kuang
國立臺灣大學 2002-08 All digital CDMA upstream transmitter and baseband VLSI design of head-end receiver for upstream cable networks Su, Keng-Yi; Shieu, Muh-Tain; Wang, Chorng-Kuang
國立臺灣大學 2002-08 A programmable filter with self-tuning for DMT VDSL receiver Chou, Chia-Hua; Lin, Chien-Chih; Wang, Chorng-Kuang
國立臺灣大學 2002-08 A dual-loop automatic gain control for infrared communication system Lin, Chien-Chih; Shieu, Muh-Tain; Wang, Chorng-Kuang
國立臺灣大學 2002-06 A 5.8-GHz two-stage high-linearity low-voltage low noise amplifier in a 0.35-/spl mu/m CMOS technology Liu, Ren-Chieh; Lee, Chung-Rung; Wang, Huei; Wang, Chorng-Kuang
臺大學術典藏 2002-06 A 5.8-GHz two-stage high-linearity low-voltage low noise amplifier in a 0.35-/spl mu/m CMOS technology Liu, Ren-Chieh; Lee, Chung-Rung; Wang, Huei; Wang, Chorng-Kuang; Liu, Ren-Chieh; Lee, Chung-Rung; Wang, Huei; Wang, Chorng-Kuang
國立臺灣大學 2002 A 2.4 GHz CMOS Low-IF Receiver Front-End for WLAN Applications Lu, Yi; Huang, Kuang-Hu; Wang, Chorng-Kuang
國立臺灣大學 2001-05 A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop Chang, Ching-Chi; Lin, Chien-Chih; Shiue, Muh-Tian; Wang, Chorng-Kuang

Showing items 6-30 of 50  (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page