|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
52704703
Online Users :
602
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"wang jyh herng"
Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立臺灣大學 |
2007 |
A Network-Flow-Based RDL Routing Algorithm for Flip-Chip Design
|
Fang, Jia-Wei; Lin, I-Jye; Chang, Yao-Wen; Wang, Jyh-Herng |
| 臺大學術典藏 |
2007 |
A Network-Flow-Based RDL Routing Algorithm for Flip-Chip Design
|
Fang, Jia-Wei; Lin, I-Jye; Chang, Yao-Wen; Wang, Jyh-Herng; Fang, Jia-Wei; Lin, I-Jye; Chang, Yao-Wen; Wang, Jyh-Herng |
| 國立臺灣大學 |
2006-01 |
Simultaneous block and I/O buffer floorplanning for flip-chip design
|
Peng, Chih-Yang; Chao, Wen-Chang; Chang, Yao-Wen; Wang, Jyh-Herng |
| 臺大學術典藏 |
2006-01 |
Simultaneous block and I/O buffer floorplanning for flip-chip design
|
Peng, Chih-Yang; Chao, Wen-Chang; Chang, Yao-Wen; Wang, Jyh-Herng; Peng, Chih-Yang; Chao, Wen-Chang; Chang, Yao-Wen; Wang, Jyh-Herng |
| 國立臺灣大學 |
1998-06 |
Waveform approximation technique in the switch-level timing simulator BTS
|
Chang, Molin; Chen, Wang-Jin; Wang, Jyh-Herng; Feng, Wu-Shiung |
| 國立臺灣大學 |
1994-03 |
An accurate time-domain current waveform simulator for VLSI circuits
|
Wang, Jyh-Herng; Fan, Jen-Teng; Feng, Wu-Shiung |
| 國立臺灣大學 |
1992-05 |
A novel current model for CMOS gates
|
Wang, Jyh Herng; Fan, Jeng Ten; Feng, Wu Shiung |
Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
