|
"wang tahui"的相關文件
顯示項目 21-45 / 122 (共5頁)
1 2 3 4 5 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2018-01-24T07:36:25Z |
電阻式記憶體及SONOS快閃式記憶體中介電層缺陷造成之可靠度效應研究
|
鍾岳庭; 汪大暉; Chung, Yueh-Ting; Wang, Tahui |
| 國立交通大學 |
2017-04-21T06:56:32Z |
SET/RESET Cycling-Induced Trap Creation and SET-Disturb Failure Time Degradation in a Resistive-Switching Memory
|
Chung, Yueh-Ting; Su, Po-Cheng; Lin, Wen-Jie; Chen, Min-Cheng; Wang, Tahui |
| 國立交通大學 |
2017-04-21T06:56:17Z |
Electric Field Induced Nitride Trapped Charge Lateral Migration in a SONOS Flash Memory
|
Liu, Yu-Heng; Jiang, Cheng-Min; Chen, Wei-Chun; Wang, Tahui; Tsai, Wen-Jer; Lu, Tao-Cheng; Chen, Kuang-Chao; Lu, Chih-Yuan |
| 國立交通大學 |
2017-04-21T06:56:07Z |
Electric Field Induced Nitride Trapped Charge Lateral Migration in a SONOS Flash Memory
|
Liu, Yu-Heng; Jiang, Cheng-Min; Chen, Wei-Chun; Wang, Tahui; Tsai, Wen-Jer; Lu, Tao-Cheng; Chen, Kuang-Chao; Lu, Chih-Yuan |
| 國立交通大學 |
2017-04-21T06:55:39Z |
Poly-Silicon Trap Position and Pass Voltage Effects on RTN Amplitude in a Vertical NAND Flash Cell String
|
Chou, Y. L.; Wang, Tahui; Lin, Mercator; Chang, Y. W.; Liu, Lenvis; Huang, S. W.; Tsai, W. J.; Lu, T. C.; Chen, K. C.; Lu, Chih-Yuan |
| 國立交通大學 |
2017-04-21T06:50:09Z |
Silicide Barrier Engineering Induced Random Telegraph Noise in 1Xnm CMOS Contacts
|
Chen, Min-Cheng; Lin, Chia-Yi; Chen, Bo-Yuan; Lin, Chang-Hsien; Huang, Guo-Wei; Huang, Chien-Chao; Ho, ChiaHua; Wang, Tahui; Hu, Chenming; Yang, Fu-Liang |
| 國立交通大學 |
2017-04-21T06:49:47Z |
Estimating the Detection Stability of a Si Nanowire Sensor Using an Additional Charging Electrode
|
Chen, Min-Cheng; Chen, Hsiao-Chien; Lee, Ta-Hsien; Lin, Yu-Hsien; Shih, Jyun-Hung; Wang, Bo-Wei; Hou, Yun-Fang; Chen, Yi-Ju; Lin, Chia-Yi; Lin, Chang-Hsien; Hsieh, Yi-Ping; Ho, ChiaHua; Hua, Mu-Yi; Qiu, Jian-Tai; Wang, Tahui; Yang, Fu-Liang |
| 國立交通大學 |
2017-04-21T06:49:43Z |
Investigation of the strained PMOS on (110) substrate
|
Tang, Chun-Jung; Huang, Shih-Hian; Wang, Tahui; Chang, Chih-Sheng |
| 國立交通大學 |
2017-04-21T06:49:40Z |
Cell Endurance Prediction from a Large-area SONOS Capacitor
|
Lee, C. H.; Tu, W. H.; Gu, S. H.; Wu, C. W.; Lin, S. W.; Yeh, T. H.; Chen, K. F.; Chen, Y. J.; Hsieh, J. Y.; Huang, I. J.; Zous, N. K.; Han, T. T.; Chen, M. S.; Lu, W. P.; Chen, K. C.; Wang, Tahui; Lu, C. Y. |
| 國立交通大學 |
2017-04-21T06:49:32Z |
Overall Operation Considerations for a SONOS-based Memory
|
Lee, C. H.; Tu, W. H.; Chong, L. H.; Gu, S. H.; Chen, K. F.; Chen, Y. J.; Hsieh, J. Y.; Huang, I. J.; Zous, N. K.; Han, T. T.; Chen, M. S.; Lu, W. P.; Chen, K. C.; Wang, Tahui; Lu, C. Y. |
| 國立交通大學 |
2017-04-21T06:49:14Z |
Hybrid Si/TMD 2D Electronic Double Channels Fabricated Using Solid CVD Few-Layer-MoS2 Stacking for V-th Matching and CMOS-Compatible 3DFETs
|
Chen, Min-Cheng; Lin, Chia-Yi; Li, Kai-Hsin; Li, Lain-Jong; Chen, Chang-Hsiao; Chuang, Cheng-Hao; Lee, Ming-Dao; Chen, Yi-Ju; Hou, Yun-Fang; Lin, Chang-Hsien; Chen, Chun-Chi; Wu, Bo-Wei; Wu, Cheng-San; Yang, Ivy; Lee, Yao-Jen; Yeh, Wen-Kuan; Wang, Tahui; Yang, Fu-Liang; Hu, Chenming |
| 國立交通大學 |
2017-04-21T06:49:10Z |
Characterization and Monte Carlo analysis of secondary electrons induced program disturb in a buried diffusion bit-line SONOS flash memory
|
Tang, Chun-Jung; Li, C. W.; Wang, Tahui; Gu, S. H.; Chen, P. C.; Chang, Y. W.; Lu, T. C.; Lu, W. P.; Chen, K. C.; Lu, Chih-Yuan |
| 國立交通大學 |
2017-04-21T06:48:58Z |
Investigation of Factors Affecting SET-Disturb Failure Time in a Resistive Switching Memory
|
Su, P. C.; Chung, Y. T.; Chen, M. C.; Wang, Tahui |
| 國立交通大學 |
2017-04-21T06:48:24Z |
Read Current Instability Arising from Random Telegraph Noise in Localized Storage, Multi-Level SONOS Flash Memory
|
Gu, S. H.; Li, C. W.; Wang, Tahui; Lu, W. P.; Chen, K. C.; Ku, Joseph; Lu, Chih-Yuan |
| 國立交通大學 |
2017-04-21T06:48:18Z |
TMD FinFET with 4 nm Thin Body and Back Gate Control for Future Low Power Technology
|
Chen, Min-Cheng; Li, Kai-Shin; Li, Lain-Jong; Lu, Ang-Yu; Li, Ming-Yang; Chang, Yung-Huang; Lin, Chang-Hsien; Chen, Yi-Ju; Hou, Yun-Fang; Chen, Chun-Chi; Wu, Bo-Wei; Wu, Cheng-San; Yang, Ivy; Lee, Yao-Jen; Shieh, Jia-Min; Yeh, Wen-Kuan; Shih, Jyun-Hong; Su, Po-Cheng; Sachid, Angada B.; Wang, Tahui; Yang, Fu-Liang; Hu, Chenming |
| 國立交通大學 |
2017-04-21T06:48:16Z |
Investigation of charge loss in cycled NBit cells via field and temperature accelerations
|
Tsai, W. J.; Zous, N. K.; Chen, H. Y.; Liu, Lenvis; Yeh, C. C.; Chen, Sam; Lu, W. P.; Wang, Tahui; Ku, Joseph; Lu, Chih-Yuan |
| 國立交通大學 |
2017-04-21T06:48:16Z |
Effects of width scaling, length scaling, and layout variation on electromigrationin in dual damascene copper interconnects
|
Lin, M. H.; Chang, K. P.; Su, K. C.; Wang, Tahui |
| 國立交通大學 |
2017-04-21T06:48:15Z |
Insight of stress effect on the ONO stack layer in a SONOS-type flash memory cell
|
Yeh, C. C.; Liao, Y. Y.; Wang, Tahui; Tsai, W. J.; Lu, T. C.; Kao, H. L.; Ou, T. F.; Chen, M. S.; Chen, Y. K.; Lai, E. K.; Shih, Y. H.; Ting, WenChi; Ku, Y. H. Joseph; Lit, Chih-Yuan |
| 國立交通大學 |
2016-03-29T00:01:16Z |
電阻式記憶體陣列內新式可靠性效應與物理機制、統計分析量測及三度空間可靠性模擬
|
汪大暉; WANG TAHUI |
| 國立交通大學 |
2016-03-28T08:17:26Z |
單電荷與輻射效應在先進CMOS 和SONOS 元件可靠性之統計量測與模式
|
汪大暉; WANG TAHUI |
| 國立交通大學 |
2016-03-28T08:17:17Z |
電阻式記憶體陣列內新式可靠性效應與物理機制、統計分析量測及三度空間可靠性模擬
|
汪大暉; WANG TAHUI |
| 國立交通大學 |
2015-11-26T01:06:49Z |
氧化鉿電阻式記憶體之操作方法與隨機電報雜訊研究
|
王柏偉; Wang, Bo-Wei; 汪大暉; 陳旻政; Wang, Tahui; Chen, Min-Cheng |
| 國立交通大學 |
2015-11-26T01:02:27Z |
雙介電層低功耗電阻式記憶體之設計與最佳化
|
楊勝博; Yang, Shang-Po; 莊紹勳; 汪大暉; Chung, Shao-Shiun; Wang, Tahui |
| 國立交通大學 |
2015-11-26T01:02:22Z |
電阻式記憶體操作後導致缺陷產生與寫入干擾錯誤時間劣化之研究
|
林汶潔; Lin, Wen-Chieh; 汪大暉; Wang, Tahui |
| 國立交通大學 |
2015-11-26T01:02:22Z |
不同介電質的平面式及閘極環繞式氮化矽快閃記憶體之寫入/抹除/保存模擬
|
蔡德宏; Tsai, Te-Hung; 汪大暉; Wang, Tahui |
顯示項目 21-45 / 122 (共5頁)
1 2 3 4 5 > >>
每頁顯示[10|25|50]項目
|
