|
"wang tu chih"的相關文件
顯示項目 11-35 / 38 (共2頁)
1 2 > >>
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2004-02 |
81MS/s JPEG2000 single-chip encoder with rate-distortion optimization
|
Fang, Hung-Chi; Huang, Chao-Tsung; Chang, Yu-Wei; Wang, Tu-Chih; Tseng, Po-Chih; Lian, Chung-Jr; Chen, Liang-Gee; Fang, Hung-Chi; Huang, Chao-Tsung; Chang, Yu-Wei; Wang, Tu-Chih; Tseng, Po-Chih; Lian, Chung-Jr; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-07 |
Architecture design for deblocking filter in H.264/JVT/AVC
|
Huang, Yu-Wen; Chen, To-Wei; Hsieh, Bing-Yu; Wang, Tu-Chih; Chang, Te-Hao; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-07 |
Performance analysis of hardware oriented algorithm modification in H.264
|
Wang, Tu-Chih; Huang, Yu-Wen; Fang, Hung-Chi; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-07 |
Analysis and reduction of reference frames for motion estimation in MPEG-4 AVC/JVT/H.264
|
Huang, Yu-Wen; Hsieh, Bing-Yu; Wang, Tu-Chih; Chien, Shao-Yi; Ma, Shyh-Yih; Shen, Chun-Fu; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-07 |
Novel word-level algorithm of embedded block coding in JPEG 2000
|
Fang, Hung-Chi; Wang, Tu-Chih; Chang, Yu-Wei; Shih, Ya-Yun; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-07 |
Hardware oriented rate control algorithm and implementation for realtime video coding
|
Fang, Hung-Chi; Wang, Tu-Chih; Chang, Yu-Wei; Chen, Liang-Gee |
| 臺大學術典藏 |
2003-07 |
Performance analysis of hardware oriented algorithm modification in H.264
|
Wang, Tu-Chih; Huang, Yu-Wen; Fang, Hung-Chi; Chen, Liang-Gee; Wang, Tu-Chih; Huang, Yu-Wen; Fang, Hung-Chi; Chen, Liang-Gee |
| 臺大學術典藏 |
2003-07 |
Hardware oriented rate control algorithm and implementation for realtime video coding
|
Fang, Hung-Chi; Wang, Tu-Chih; Chang, Yu-Wei; Chen, Liang-Gee; Fang, Hung-Chi; Wang, Tu-Chih; Chang, Yu-Wei; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-05 |
High speed memory efficient EBCOT architecture for JPEG2000
|
Fang, Hung-Chi; Wang, Tu-Chih; Lian, Chung-Jr; Chang, Te-Hao; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-05 |
Parallel 4×4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264
|
Wang, Tu-Chih; Huang, Yu-Wen; Fang, Hung-Chi; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-05 |
Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264
|
Huang, Yu-Wen; Wang, Tu-Chih; Hsieh, Bing-Yu; Chen, Liang-Gee |
| 臺大學術典藏 |
2003-05 |
High speed memory efficient EBCOT architecture for JPEG2000
|
Fang, Hung-Chi; Wang, Tu-Chih; Lian, Chung-Jr; Chang, Te-Hao; Chen, Liang-Gee; Fang, Hung-Chi; Wang, Tu-Chih; Lian, Chung-Jr; Chang, Te-Hao; Chen, Liang-Gee |
| 臺大學術典藏 |
2003-05 |
Parallel 4×4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264
|
Wang, Tu-Chih; Huang, Yu-Wen; Fang, Hung-Chi; Chen, Liang-Gee; Wang, Tu-Chih; Huang, Yu-Wen; Fang, Hung-Chi; Chen, Liang-Gee |
| 臺大學術典藏 |
2003-05 |
Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264
|
Hsieh, Bing-Yu; Chen, Liang-Gee; Wang, Tu-Chih; Huang, Yu-Wen; Wang, Tu-Chih; Hsieh, Bing-Yu; Chen, Liang-Gee; Huang, Yu-Wen |
| 國立臺灣大學 |
2003-04 |
Analysis and reduction of reference frames for motion estimation in MPEG-4 AVC/JVT/H.264
|
Huang, Yu-Wen; Hsieh, Bing-Yu; Wang, Tu-Chih; Chien, Shao-Yi; Ma, Shyh-Yih; Shen, Chun-Fu; Chen, Liang-Gee |
| 國立臺灣大學 |
2002-10 |
Real-time deblocking filter for MPEG-4 systems
|
Fang, Hung-Chi; Wang, Tu-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2002-08 |
Low delay, error robust wireless video transmission architecture for video communication
|
Wang, Tu-Chih; Fang, Hung-Chi; Chen, Liang-Gee |
| 國立臺灣大學 |
2002-05 |
An UVLC encoder architecture for H.26L
|
Wang, Tu-Chih; Fang, Hung-Chi; Chao, Wei-Min; Chen, Hong-Hui; Chen, Liang-Gee |
| 臺大學術典藏 |
2002-05 |
An UVLC encoder architecture for H.26L
|
Wang, Tu-Chih; Fang, Hung-Chi; Chao, Wei-Min; Chen, Hong-Hui; Chen, Liang-Gee; Wang, Tu-Chih; Fang, Hung-Chi; Chao, Wei-Min; Chen, Hong-Hui; Chen, Liang-Gee |
| 國立臺灣大學 |
2002 |
Low-delay and error-robust wireless video transmission for video communications
|
Wang, Tu-Chih; Fang, Hung-Chi; Chen, Liang-Gee |
| 國立臺灣大學 |
2001-06 |
H.26L intra mode encoder architecture for digital camera application
|
Wang, Tu-Chih; Tseng, Po-Chih; Chen, Liang-Gee |
| 臺大學術典藏 |
2001-06 |
H.26L intra mode encoder architecture for digital camera application
|
Chen, Liang-Gee; Tseng, Po-Chih; Wang, Tu-Chih; Wang, Tu-Chih; Tseng, Po-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2001 |
A novel low-power full-search block-matching motion-estimationdesign for H.263+
|
Shen, Jun-Fu; Wang, Tu-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2001 |
A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform
|
Chen, Chien-Yu; Yang, Zhong-Lan; Wang, Tu-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2000-05 |
A programmable VLSI architecture for 2-D discrete wavelet transform
|
Chen, Chien-Yu; Yang, Zhong-Lan; Wang, Tu-Chih; Chen, Liang-Gee |
顯示項目 11-35 / 38 (共2頁)
1 2 > >>
每頁顯示[10|25|50]項目
|
