English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52751696    ???header.onlineuser??? :  748
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"wei an ji"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-4 of 4  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
元智大學 2018-04-16 Using Range-equivalent Circuits for Facilitating Bounded Sequential Equivalence Checking Wei-An Ji; Chih-Chung Wang; Ching-Yi Huang; Chia-Cheng Wu; Chia-Chun Lin; Chun-Yao Wang; 陳勇志
元智大學 2018-04-16 Using Range-equivalent Circuits for Facilitating Bounded Sequential Equivalence Checking Wei-An Ji; Chih-Chung Wang; Ching-Yi Huang; Chia-Cheng Wu; Chia-Chun Lin; Chun-Yao Wang; 陳勇志
元智大學 2015-03-16 Using Range-Equivalent Circuits for Facilitating Bounded Sequential Equivalence Checking 陳勇志; Wei-An Ji; Chih-Chung Wang; Ching-Yi Huang; Chun-Yao Wang
元智大學 2015-03-16 Using Range-Equivalent Circuits for Facilitating Bounded Sequential Equivalence Checking 陳勇志; Wei-An Ji; Chih-Chung Wang; Ching-Yi Huang; Chun-Yao Wang

Showing items 1-4 of 4  (1 Page(s) Totally)
1 
View [10|25|50] records per page