English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52896680    ???header.onlineuser??? :  843
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"wei chung hsu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 206-230 of 261  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T08:42:19Z Efficient and effective misaligned data access handling in a dynamic binary translation system Li, J.;Wu, C.;Hsu, W.-C.; Li, J.; Wu, C.; Hsu, W.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T08:14:39Z Performance characterization of data mining benchmarks WEI-CHUNG HSU; Zhai, A.; Hsu, W.-C.; Natarajan, R.; Mekkat, V.; Mekkat, V.;Natarajan, R.;Hsu, W.-C.;Zhai, A.
臺大學術典藏 2018-09-10T08:14:39Z Energy efficient speculative threads: Dynamic thread allocation in same-ISA heterogeneous multicore systems Luo, Y.;Packirisamy, V.;Hsu, W.-C.;Zhai, A.; Luo, Y.; Packirisamy, V.; Hsu, W.-C.; Zhai, A.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T08:14:39Z A lock-free cache-friendly software queue buffer for decoupled software pipelining Chen, W.R.;Yang, W.;Hsu, W.C.; Chen, W.R.; Yang, W.; Hsu, W.C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T07:36:31Z On the Minimization of Loads/Stores in Local Register Allocation Hsu, W.-C.;Fischer, C.N.;Goodman, J.R.; Hsu, W.-C.; Fischer, C.N.; Goodman, J.R.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T07:36:30Z Reducing code size by graph coloring register allocation and assignment algorithm for mixed-width ISA processor Wang, J.-S.;Wu, I-W.;Chen, Y.-S.;Shann, J.J.-J.;Hsu, W.-C.; Wang, J.-S.; Wu, I-W.; Chen, Y.-S.; Shann, J.J.-J.; Hsu, W.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T07:36:30Z Exploring speculative parallelism in SPEC2006 Packirisamy, V.;Zhai, A.;Hsu, W.-C.;Yew, P.-C.;Ngai, T.-F.; Packirisamy, V.; Zhai, A.; Hsu, W.-C.; Yew, P.-C.; Ngai, T.-F.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T07:36:30Z Dynamic performance tuning for speculative threads Luo, Y.;Packirisamy, V.;Hsu, W.-C.;Zhai, A.;Mungre, N.;Tarkas, A.; Luo, Y.; Packirisamy, V.; Hsu, W.-C.; Zhai, A.; Mungre, N.; Tarkas, A.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T07:36:30Z An evaluation of misaligned data access handling mechanisms in dynamic binary translation systems Li, J.;Wu, C.;Hsu, W.-C.; Li, J.; Wu, C.; Hsu, W.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T07:03:29Z A performance study of instruction cache prefetching methods Hsu, W.-C.; Smith, J.E.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T06:30:39Z Entropy-based profile characterization and classification for automatic profile management Kim, J.; Hsu, W.-C.; Yew, P.-C.; Nair, S.R.; Geva, R.Y.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T06:30:39Z COBRA: An adaptive runtime binary optimization framework for multithreaded applications Kim, J.; Hsu, W.-C.; Yew, P.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T06:30:39Z Analysis of statistical sampling in microarchitecture simulation: Metric, methodology and program characterization Kodakara, S.V.; Kim, J.; Lilja, D.J.; Hsu, W.-C.; Yew, P.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T06:30:39Z Data prefetching on the HP PA-8000 Santhanam, Vatsa; Gornish, Edward H.; Hsu, Wei-Chung; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:58:14Z Issues and support for dynamic register allocation Das, A.; Fu, R.; Zhai, A.; Hsu, W.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:58:14Z A study of the performance potential for dynamic instruction hints selection Fu, R.; Lu, J.; Zhai, A.; Hsu, W.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:58:14Z Instruction scheduling for the HP PA-8000 Dunn, David A.;Hsu, Wei-Chung; Dunn, David A.; Hsu, Wei-Chung; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:58:14Z ON THE USE OF REGISTERS VS. CACHE TO MINIMIZE MEMORY TRAFFIC. Goodman, James R.;Hsu, Wei-Chung; Goodman, James R.; Hsu, Wei-Chung; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:58:13Z Supporting speculative multithreading on simultaneous multithreaded processors Packirisamy, V.; Wang, S.; Zhai, A.; Hsu, W.-C.; Yew, P.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:23:13Z Dynamic Code Region (DCR) based program phase tracking and prediction for dynamic optimizations Kim, J.; Kodakara, S.V.; Hsu, W.-C.; Lilja, D.J.; Yew, P.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:23:13Z An empirical study on the granularity of pointer analysis in C programs Chen, T.; Lin, J.; Hsu, W.-C.; Yew, P.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:23:13Z A general compiler framework for speculative optimizations using data speculative code motion Dai, X.; Zhai, A.; Hsu, W.-C.; Yew, P.-C.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:23:12Z Performance of runtime optimization on BLAST Das, A.; Lu, J.; Chen, H.; Kim, J.; Yew, P.-C.; Hsu, W.-C.; Chen, D.-Y.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:23:12Z Dynamic helper threaded prefetching on the sun UltraSPARC® CMP processor Lu, J.; Das, A.; Hsu, W.-C.; Nguyen, K.; Abraham, S.G.; WEI-CHUNG HSU
臺大學術典藏 2018-09-10T05:17:02Z Erratum: Prenatal three-dimensional ultrasound and magnetic resonance imaging evaluation of a fetal oral tumor in preparation for the ex-utero intrapartum treatment (EXIT) procedure (Ultrasound in Obstetrics and Gynecology (January 2005) 25 (76-79)) Shih, J.C. and Hsu, W.C. and Chou, H.C. and Peng, S.S. and Chen, L.K. and Chang, Y.L. and Hsieh, F.J.; WEI-CHUNG HSU; HUNG-CHIEH CHOU; YIH-LEONG CHANG; STEVEN SHINN-FORNG PENG; LI-KUEI CHEN

Showing items 206-230 of 261  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page