English  |  正體中文  |  简体中文  |  2826208  
???header.visitor??? :  31904901    ???header.onlineuser??? :  1515
???header.sponsordeclaration???
 		 
???search.scope??? ???search.advance???
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???
???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
Repositories
Author
Title
Date
???ui.leftmenu.statisticschart???
???ui.leftmenu.realtimefacts???
???ui.leftmenu.trend???

???index.news???
2019臺灣學術機構典藏
研討會
機構典藏系統RC7版本已
發佈

???ui.leftmenu.copyrighttitle???
???ui.leftmenu.copyrightpublisher???
???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
機構典藏計畫網站
ROAR
OpenDOAR
SHERPA
OAIster
JAIRO
Ira
DSPACE
RWWR
臺大學術典藏NTU Scholars
???tair.name??? >  ???browser.page.title.author???

"wei ren shiue"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-8 of 8  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 2001-11 A New Hardware-Efficient Algorithm and Architecture for Computation of 2-D DCT on a Linear Systolic Array Shen-Fu Hsiao;Wei-Ren Shiue
國立中山大學 2000-11 Design of Low-Cost and High-Throughput Linear Arrays for DFT Computations: Algorithms, Architectures and Implementations Shen-Fu Hsiao;Wei-Ren Shiue
國立中山大學 2000-10 Design and Implementation of a Novel Linear-Array DCT/IDCT Processor with Complexity of Order logN Shen-Fu Hsiao;Wei-Ren Shiue;Jian-Ming Tseng
國立中山大學 2000-06 Low-Cost Unified Architectures for the Computation of Discrete Trigonometric Transforms Shen-Fu Hsiao; Wei-Ren Shiue
國立中山大學 1999-08 A Cost-Efficient and Fully-Pipelinable Linear Architecture for Discrete Cosine Transform Shen-Fu Hsiao;Wei-Ren Shiue;Jian-Ming Tseng
國立中山大學 1999-06 A Cost-Efficient and Fully-Pipelinable Linear Architecture for Discrete Cosine Transform Shen-Fu Hsiao; Wei-Ren Shiue; Jian-Ming Tseng
國立中山大學 1999-03 New Hardware-Efficient Algorithms and Architectures for Computation of 2-D DCT on Linear Systolic Arrays Shen-Fu Hsiao; Wei-Ren Shiue
國立中山大學 1999-03 A High-Throughput, Low-Power Architecture and its VLSI Implementation for DFT/IDFT Computation Wei-Ren Shiue; Shen-Fu Hsiao

Showing items 1-8 of 8  (1 Page(s) Totally)
1 
View [10|25|50] records per page

DSpace Software Copyright © 2002-2004  MIT   &  Hewlett-Packard   /   Enhanced by   NTU Library IR team