English  |  正體中文  |  简体中文  |  Total items :2827024  
Visitors :  32059366    Online Users :  1095
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"wei ren shiue"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-8 of 8  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 2001-11 A New Hardware-Efficient Algorithm and Architecture for Computation of 2-D DCT on a Linear Systolic Array Shen-Fu Hsiao;Wei-Ren Shiue
國立中山大學 2000-11 Design of Low-Cost and High-Throughput Linear Arrays for DFT Computations: Algorithms, Architectures and Implementations Shen-Fu Hsiao;Wei-Ren Shiue
國立中山大學 2000-10 Design and Implementation of a Novel Linear-Array DCT/IDCT Processor with Complexity of Order logN Shen-Fu Hsiao;Wei-Ren Shiue;Jian-Ming Tseng
國立中山大學 2000-06 Low-Cost Unified Architectures for the Computation of Discrete Trigonometric Transforms Shen-Fu Hsiao; Wei-Ren Shiue
國立中山大學 1999-08 A Cost-Efficient and Fully-Pipelinable Linear Architecture for Discrete Cosine Transform Shen-Fu Hsiao;Wei-Ren Shiue;Jian-Ming Tseng
國立中山大學 1999-06 A Cost-Efficient and Fully-Pipelinable Linear Architecture for Discrete Cosine Transform Shen-Fu Hsiao; Wei-Ren Shiue; Jian-Ming Tseng
國立中山大學 1999-03 New Hardware-Efficient Algorithms and Architectures for Computation of 2-D DCT on Linear Systolic Arrays Shen-Fu Hsiao; Wei-Ren Shiue
國立中山大學 1999-03 A High-Throughput, Low-Power Architecture and its VLSI Implementation for DFT/IDFT Computation Wei-Ren Shiue; Shen-Fu Hsiao

Showing items 1-8 of 8  (1 Page(s) Totally)
1 
View [10|25|50] records per page