English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  51813660    線上人數 :  974
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"wey i chyn"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 1-11 / 11 (共1頁)
1 
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立臺灣大學 2009 Design and Implementation of Cost-Effective Probabilistic-Based Noise-Tolerant VLSI Circuits Wey, I-Chyn; Chen, You-Gang; Yu, Chang-Hong; Wu, An-Yeu; Chen, Jie
臺大學術典藏 2009 Design and Implementation of Cost-Effective Probabilistic-Based Noise-Tolerant VLSI Circuits Wey, I-Chyn; Chen, You-Gang; Yu, Chang-Hong; Wu, An-Yeu; Chen, Jie; Wey, I-Chyn; Chen, You-Gang; Yu, Chang-Hong; Wu, An-Yeu; Chen, Jie
國立臺灣大學 2008 Design and Analysis of Isolated Noise-Tolerant (INT) Technique in Dynamic CMOS Circuits Wey, I-Chyn; Chen, You-Gang; Wu, An-Yeu
國立臺灣大學 2006-05 A portable all-digital pulsewidth control loop for SOC applications Wang, Wei; Wey, I-Chyn; Wu, Chia-Tsun; Wu, An-Yeu
國立臺灣大學 2006-05 A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time Wu, Chia-Tsun; Wang, Wei; Wey, I-Chyn; Wu, An-Yeu
臺大學術典藏 2006-05 A portable all-digital pulsewidth control loop for SOC applications Wang, Wei; Wey, I-Chyn; Wu, Chia-Tsun; Wu, An-Yeu; Wang, Wei; Wey, I-Chyn; Wu, Chia-Tsun; Wu, An-Yeu
臺大學術典藏 2006-05 A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time Wu, Chia-Tsun; Wang, Wei; Wey, I-Chyn; Wu, An-Yeu; Wu, Chia-Tsun; Wang, Wei; Wey, I-Chyn; Wu, An-Yeu
國立臺灣大學 2005-07 A high speed scalable shift-register based on-chip serial communication design for SoC applications Wey, I-Chyn; Chen, You-Gang; Wu, Chia-Tsun; Wang, Wei; Wu, An-Yeu
國立臺灣大學 2005-05 A scalable DCO design for portable ADPLL designs Wu, Chia-Tsun; Wang, Wei; Wey, I-Chyn; Wu, An-Yeu
國立臺灣大學 2005-05 A 2Gb/s high-speed scalable shift-register based on-chip serial communication design for SoC applications Wey, I-Chyn; Chang, Lung-Hao; Chen, You-Gang; Chang, Shih-Hung; Wu, An-Yeu
國立臺灣大學 2004-08 A fast and power-saving self-timed Manchester carry-bypass adder for Booth multiplier-accumulator design Wey, I-Chyn; Chow, Hwang-Cherng; Chen, You-Gang; Wen, An-Yeu

顯示項目 1-11 / 11 (共1頁)
1 
每頁顯示[10|25|50]項目