English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51616849    Online Users :  1179
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"wong cheng chi"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 11-13 of 13  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:08:26Z A 0.22nJ/b/iter 0.13 mu m turbo decoder chip using inter-block permutation interleaver Wong, Cheng-Chi; Tang, Cheng-Hao; Lai, Ming-Wei; Zheng, Yan-Xiu; Lin, Chien-Ching; Chang, Hsie-Chia; Lee, Chen-Yi; Su, Yu-T.
國立交通大學 2014-12-08T15:07:28Z Turbo Decoder Using Contention-Free Interleaver and Parallel Architecture Wong, Cheng-Chi; Lai, Ming-Wei; Lin, Chien-Ching; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2014-12-08T15:06:36Z Reconfigurable Turbo Decoder With Parallel Architecture for 3GPP LTE System Wong, Cheng-Chi; Chang, Hsie-Chia

Showing items 11-13 of 13  (1 Page(s) Totally)
1 
View [10|25|50] records per page