|
|
???tair.name??? >
???browser.page.title.author???
|
"wong sc"???jsp.browse.items-by-author.description???
Showing items 1-10 of 24 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
| 國家衛生研究院 |
2024-01-24 |
Inhibition of ADAM9 promotes the selective degradation of KRAS and sensitizes pancreatic cancers to chemotherapy
|
Huang, YK;Cheng, WC;Kuo, TT;Yang, JC;Wu, YC;Wu, HH;Lo, CC;Hsieh, CY;Wong, SC;Lu, CH;Wu, WL;Liu, SJ;Li, YC;Lin, CC;Shen, CN;Hung, MC;Lin, JT;Yeh, CC;Sher, YP |
| 國立交通大學 |
2019-04-02T06:04:42Z |
Characterization and Modeling of on-chip inductor substrate coupling effect
|
Chao, CJ; Wong, SC; Hsu, CJ; Chen, MJ; Leu, LY |
| 國立交通大學 |
2019-04-02T06:00:02Z |
A CMOS mismatch model and scaling effects
|
Wong, SC; Pan, KH; Ma, DJ |
| 國立交通大學 |
2019-04-02T05:59:32Z |
An extraction method to determine interconnect parasitic parameters
|
Chao, CJ; Wong, SC; Chen, MJ; Liew, BK |
| 國立交通大學 |
2014-12-08T15:48:46Z |
A study of tilt angle effect on Halo PMOS performance
|
Su, JG; Wong, SC; Huang, CT |
| 國立交通大學 |
2014-12-08T15:47:25Z |
An extraction method to determine interconnect parasitic parameters
|
Chao, CJ; Wong, SC; Chen, MJ; Liew, BK |
| 國立交通大學 |
2014-12-08T15:45:44Z |
Modeling of interconnect capacitance, delay, and crosstalk in VLSI
|
Wong, SC; Lee, GY; Ma, DJ |
| 國立交通大學 |
2014-12-08T15:45:20Z |
An empirical three-dimensional crossover capacitance model for multilevel interconnect VLSI circuits
|
Wong, SC; Lee, TGY; Ma, DJ; Chao, CJ |
| 國立交通大學 |
2014-12-08T15:43:35Z |
Pressure boundary treatment in micromechanical devices using the direct simulation Monte Carlo method
|
Wu, JS; Lee, F; Wong, SC |
| 國立交通大學 |
2014-12-08T15:43:22Z |
Improving the RF performance of 0.18 mu m CMOS with deep n-well implantation
|
Su, JG; Hsu, HM; Wong, SC; Chang, CY; Huang, TY; Sun, JYC |
Showing items 1-10 of 24 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
|
