臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

关于TAIR
	计画说明

浏览
	典藏机构
	作者
	题名
	日期
	统计图表
	机构即时统计
	学术趋势

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作权
	出版社及期刊政策查询
	TAIR著作权会议记录

相关连结
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"wu an yeu"的相关文件

回到依作者浏览
依题名排序	依日期排序

显示项目 31-80 / 109 (共3页)
1 2 3 > >>
每页显示[10|25|50]项目

机构	日期	题名	作者
國立臺灣大學	2009	Design and Implementation of Cost-Effective Probabilistic-Based Noise-Tolerant VLSI Circuits	Wey, I-Chyn; Chen, You-Gang; Yu, Chang-Hong; Wu, An-Yeu; Chen, Jie
國立臺灣大學	2009	Multilevel LINC system designs for power efficiency enhancement of transmitters	Jheng, Kai-Yuan; Chen, Yuan-Jyue; Wu, An-Yeu
國立臺灣大學	2009	Adaptive Channel-Shortened Interpolated Echo and NEXT Canceller Designs Applied to 10GBASE-T Ethernet System	Chen, Yen-Liang; Zhan, Cheng-Zhou; Jheng, Ting-Jyun; Wu, An-Yeu
國立臺灣大學	2009	Fault-tolerant Router with Built-in Self-test/Self-diagnosis and Fault-isolation Circuits for 2D-mesh Based Chip Multiprocessor	Lin, Shu-Yen; Shen, Wen-Chung; Hsu, Chan-Cheng; Wu, An-Yeu
國立臺灣大學	2009	Low-Power Memory-Reduced Traceback MAP Decoding for Double-Binary Convolutional Turbo Decoder	Lin, Cheng-Hung; Chen, Chun-Yu; Tsai, Tsung-Han; Wu, An-Yeu
臺大學術典藏	2009	Design and Implementation of Cost-Effective Probabilistic-Based Noise-Tolerant VLSI Circuits	Wey, I-Chyn; Chen, You-Gang; Yu, Chang-Hong; Wu, An-Yeu; Chen, Jie; Wey, I-Chyn; Chen, You-Gang; Yu, Chang-Hong; Wu, An-Yeu; Chen, Jie
臺大學術典藏	2009	Adaptive Channel-Shortened Interpolated Echo and NEXT Canceller Designs Applied to 10GBASE-T Ethernet System	Chen, Yen-Liang; Zhan, Cheng-Zhou; Jheng, Ting-Jyun; Wu, An-Yeu; Chen, Yen-Liang; Zhan, Cheng-Zhou; Jheng, Ting-Jyun; Wu, An-Yeu
臺大學術典藏	2009	Fault-tolerant Router with Built-in Self-test/Self-diagnosis and Fault-isolation Circuits for 2D-mesh Based Chip Multiprocessor	Lin, Shu-Yen; Shen, Wen-Chung; Hsu, Chan-Cheng; Wu, An-Yeu; Lin, Shu-Yen; Shen, Wen-Chung; Hsu, Chan-Cheng; Wu, An-Yeu
國立臺灣大學	2008	An 8.29 mm2 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 μm CMOS Process	Shih, Xin-Yu; Zhan, Cheng-Zhou; Lin, Cheng-Hung; Wu, An-Yeu
國立臺灣大學	2008	Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks	Lin, Shu-Yen; Huang, Chun-Hsiang; Chao, Chih-Hao; Huang, Keng-Hsien; Wu, An-Yeu
國立臺灣大學	2008	Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel	Li, Fan-Min; Lin, Cheng-Hung; Wu, An-Yeu
國立臺灣大學	2008	Design and Analysis of Isolated Noise-Tolerant (INT) Technique in Dynamic CMOS Circuits	Wey, I-Chyn; Chen, You-Gang; Wu, An-Yeu
臺大學術典藏	2007-04-19T04:55:08Z	A new stopping criterion for efficient early termination in turbo decoder designs	Li, F.-M. and Wu, A.-Y.; Li, Fan-Min; Wu, An-Yeu; Li, Fan-Min; Wu, An-Yeu
國立臺灣大學	2007	Joint AGC-Equalization (Joint AGC-EQ) Algorithm and VLSI Architecture For Wirelined Transceiver Designs	Lai, Jyh-Ting; Wu, An-Yeu; Lee, Chien-Hsiung
國立臺灣大學	2007	A Systematic Design Approach to the Band-Tracking Packet Detector in OFDM-Based Ultrawideband Systems	Lai, Jyh-Ting; Wu, An-Yeu; Chen, Wen-Chiang
國立臺灣大學	2007	On The New Stopping Criteria of Iterative Turbo Decoding by Using Decoding Threshold	Li, Fan-Min; Wu, An-Yeu
國立臺灣大學	2006-05	A portable all-digital pulsewidth control loop for SOC applications	Wang, Wei; Wey, I-Chyn; Wu, Chia-Tsun; Wu, An-Yeu
國立臺灣大學	2006-05	A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time	Wu, Chia-Tsun; Wang, Wei; Wey, I-Chyn; Wu, An-Yeu
臺大學術典藏	2006-05	A portable all-digital pulsewidth control loop for SOC applications	Wang, Wei; Wey, I-Chyn; Wu, Chia-Tsun; Wu, An-Yeu; Wang, Wei; Wey, I-Chyn; Wu, Chia-Tsun; Wu, An-Yeu
臺大學術典藏	2006-05	A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time	Wu, Chia-Tsun; Wang, Wei; Wey, I-Chyn; Wu, An-Yeu; Wu, Chia-Tsun; Wang, Wei; Wey, I-Chyn; Wu, An-Yeu
國立臺灣大學	2006	Multi-Symbol-Sliced Dynamically Reconfigurable Reed–Solomon Decoder Design Based on Unified Finite-Field Processing Element	Hsu, Huai-Yi; Yeo, Jih-Chiang; Wu, An-Yeu
國立臺灣大學	2006	High-Performance VLSI Architecture of Decision Feedback Equalizer for Gigabit Systems	Lin, Chih-Hsiu; Wu, An-Yeu; Li, Fan-Min
國立臺灣大學	2005-12	Polar transmitter for wireless communication system	Chen, Chung-Chun; Ko, Hung-Yang; Wang, Yi-Chiuan; Tsao, Hen-Wai; Jheng, Kai-Yuan; Wu, An-Yeu
國立臺灣大學	2005-12	A new stopping criterion for efficient early termination in turbo decoder designs	Li, Fan-Min; Wu, An-Yeu
臺大學術典藏	2005-12	Polar transmitter for wireless communication system	Chen, Chung-Chun; Ko, Hung-Yang; Wang, Yi-Chiuan; Tsao, Hen-Wai; Jheng, Kai-Yuan; Wu, An-Yeu; Chen, Chung-Chun; Ko, Hung-Yang; Wang, Yi-Chiuan; Tsao, Hen-Wai; Jheng, Kai-Yuan; Wu, An-Yeu
國立臺灣大學	2005-07	A high speed scalable shift-register based on-chip serial communication design for SoC applications	Wey, I-Chyn; Chen, You-Gang; Wu, Chia-Tsun; Wang, Wei; Wu, An-Yeu
國立臺灣大學	2005-05	A scalable DCO design for portable ADPLL designs	Wu, Chia-Tsun; Wang, Wei; Wey, I-Chyn; Wu, An-Yeu
國立臺灣大學	2005-05	A 2Gb/s high-speed scalable shift-register based on-chip serial communication design for SoC applications	Wey, I-Chyn; Chang, Lung-Hao; Chen, You-Gang; Chang, Shih-Hung; Wu, An-Yeu
國立臺灣大學	2005-05	Digital signal processing engine design for polar transmitter in wireless communication systems	Ko, Hung-Yang; Wang, Yi-Chiuan; Wu, An-Yeu
國立臺灣大學	2005-03	Low cost decision feedback equalizer (DFE) design for Giga-bit systems	Lin, Chih-Hsiu; Wu, An-Yeu
國立臺灣大學	2005	Soft-Threshold-Based MultiLayer Decision Feedback Equalizer (STM-DFE) Algorithm and VLSI Architecture	Lin, Chih-Hsiu; Wu, An-Yeu
國立臺灣大學	2004-12	Unified convolutional/turbo decoder architecture design based on triple-mode MAP/VA kernel	Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu
臺大學術典藏	2004-12	Unified convolutional/turbo decoder architecture design based on triple-mode MAP/VA kernel	Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu; Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu
國立臺灣大學	2004-08	Area-efficient VLSI design of Reed-Solomon decoder for 10GBase-LX4 optical communication systems	Hsu, Huai-Yi; Yeo, Jih-Chiang; Wu, An-Yeu
臺大學術典藏	2004-08	Area-efficient VLSI design of Reed-Solomon decoder for 10GBase-LX4 optical communication systems	Hsu, H.-Y. and Yeo, J.-C. and Wu, A.-Y.; Hsu, Huai-Yi; Yeo, Jih-Chiang; Wu, An-Yeu; Hsu, Huai-Yi; Yeo, Jih-Chiang; Wu, An-Yeu
國立臺灣大學	2004-05	Least squares approximation-based ROM-free direct digital frequency synthesizer	Wen, Ching-Hua; Hsu, Huai-Yi; Ko, Hung Yang; Wu, An-Yeu
國立臺灣大學	2004-05	1000BASE-T Gigabit Ethernet baseband DSP IC design	Lin, Hsiu-Ping; Chen, Nancy F.; Lai, Jyh-Ting; Wu, An-Yeu
國立臺灣大學	2004-05	VLSI design of dual-mode Viterbi/turbo decoder for 3GPP	Huang, Kai; Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu
臺大學術典藏	2004-05	Least squares approximation-based ROM-free direct digital frequency synthesizer	Hsu, Huai-Yi; Ko, Hung Yang; Wu, An-Yeu; Wen, Ching-Hua; Wen, Ching-Hua; Hsu, Huai-Yi; Ko, Hung Yang; Wu, An-Yeu
臺大學術典藏	2004-05	1000BASE-T Gigabit Ethernet baseband DSP IC design	Lin, Hsiu-Ping; Chen, Nancy F.; Lai, Jyh-Ting; Wu, An-Yeu; Lin, Hsiu-Ping; Chen, Nancy F.; Lai, Jyh-Ting; Wu, An-Yeu
臺大學術典藏	2004-05	VLSI design of dual-mode Viterbi/turbo decoder for 3GPP	Huang, Kai; Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu; Huang, Kai; Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu
國立臺灣大學	2004	Triple-mode MAP/VA timing analysis for unified convolutional/turbo decoder design	Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu
國立臺灣大學	2004	A scalable Reed-Solomon decoding processor based on unified finite-field processing element design	Yeo, Jih-Chiang; Hsu, Huai-Yi; Wu, An-Yeu
國立臺灣大學	2004	Fast Convergent Pipelined Adaptive DFE Architecture Using Post-Cursor Processing Filter Technique	Yang, Meng-Da; Wu, An-Yeu; Lai, Jyh-Ting
國立臺灣大學	2004	High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme	Yang, Meng-Da; Wu, An-Yeu; Lai, Jyh-Ting
臺大學術典藏	2004	Triple-mode MAP/VA timing analysis for unified convolutional/turbo decoder design	Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu; Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu
臺大學術典藏	2004	A scalable Reed-Solomon decoding processor based on unified finite-field processing element design	Yeo, Jih-Chiang; Hsu, Huai-Yi; Wu, An-Yeu; Yeo, Jih-Chiang; Hsu, Huai-Yi; Wu, An-Yeu
國立臺灣大學	2003-09	Dual-mode convolutional/SOVA based turbo code decoder VLSI design for wireless communication systems	Chen, Pen-Hsin; Kai-Huang; Hsueh, Nai-Hsuan; Wu, An-Yeu
國立臺灣大學	2003-08	A novel multipath matrix algorithm for exact room response identification in stereo echo cancellation	Lai, Jyh-Ting; Wu, An-Yeu; Yeh, Cheng-Chung
國立臺灣大學	2003-05	Implementation of a programmable 64/spl sim/2048-point FFT/IFFT processor for OFDM-based communication systems	Kuo, Jen-Chih; Wen, Ching-Hua; Wu, An-Yeu

显示项目 31-80 / 109 (共3页)
1 2 3 > >>
每页显示[10|25|50]项目

	English \| 正體中文 \| 简体中文 \| 总笔数 :0
	造访人次 : 51620696 在线人数 : 1089 教育部委托研究计画计画执行:国立台湾大学图书馆