|
"wu chenggang"的相關文件
顯示項目 1-6 / 6 (共1頁)
1
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2020-05-04T08:08:41Z |
An Evaluation of Misaligned Data Access Handling Mechanisms in Dynamic Binary Translation Systems.
|
Li, Jianjun;Wu, Chenggang;Hsu, Wei-Chung; Li, Jianjun; Wu, Chenggang; Hsu, Wei-Chung; WEI-CHUNG HSU |
| 臺大學術典藏 |
2020-05-04T08:08:40Z |
Dynamic register promotion of stack variables.
|
Li, Jianjun;Wu, Chenggang;Hsu, Wei-Chung; Li, Jianjun; Wu, Chenggang; Hsu, Wei-Chung; WEI-CHUNG HSU |
| 臺大學術典藏 |
2020-05-04T08:08:37Z |
HSPT: Practical Implementation and Efficient Management of Embedded Shadow Page Tables for Cross-ISA System Virtual Machines.
|
Wang, Zhe;Li, Jianjun;Wu, Chenggang;Yang, Dongyan;Wang, Zhenjiang;Hsu, Wei-Chung;Li, Bin;Guan, Yong; Wang, Zhe; Li, Jianjun; Wu, Chenggang; Yang, Dongyan; Wang, Zhenjiang; Hsu, Wei-Chung; Li, Bin; Guan, Yong; WEI-CHUNG HSU |
| 臺大學術典藏 |
2020-05-04T08:08:36Z |
ReRanz: A Light-Weight Virtual Machine to Mitigate Memory Disclosure Attacks.
|
Wang, Zhe;Wu, Chenggang;Li, Jianjun;Lai, Yuanming;Zhang, Xiangyu;Hsu, Wei-Chung;Cheng, Yueqiang; Wang, Zhe; Wu, Chenggang; Li, Jianjun; Lai, Yuanming; Zhang, Xiangyu; Hsu, Wei-Chung; Cheng, Yueqiang; WEI-CHUNG HSU |
| 國立交通大學 |
2017-04-21T06:50:07Z |
Dynamic Register Promotion of Stack Variables
|
Li, Jianjun; Wu, Chenggang; Hsu, Wei-Chung |
| 國立交通大學 |
2014-12-08T15:30:49Z |
Efficient and Effective Misaligned Data Access Handling in a Dynamic Binary Translation System
|
Li, Jianjun; Wu, Chenggang; Hsu, Wei-Chung |
顯示項目 1-6 / 6 (共1頁)
1
每頁顯示[10|25|50]項目
|
