|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51665580
Online Users :
939
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"wu chia ming"
Showing items 21-29 of 29 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立東華大學 |
2007-10 |
A High-Performance Programmable Scheduling Engine for ATM Switches
|
Chi,Hsin-Chou; Wu,Chia-Ming; Wu,Kuo-Yao |
| 國立東華大學 |
2007-07 |
Design and Implementation of Fair Queueing Algorithms for Packet Switches
|
Chi,Hsin-Chou; Hsu,Wen-Pin; Wu,Chia-Ming |
| 國立東華大學 |
2006-10 |
An Efficient Scheduler for Circuit-Switched Network-on-Chip Architectures
|
Chi,Hsin-Chou; Wu,Chia-Ming |
| 國立東華大學 |
2006-06 |
A Wrapper for Low-Power Error-Correcting Data Delivery in On-Chip Networks
|
Chi,Hsin-Chou; Huang,Ying-Ming; Wu,Chia-Ming |
| 國立東華大學 |
2006-04 |
A Switch Supporting Circuit and Packet Switching for On-Chip Networks
|
Chi,Hsin-Chou; Wu,Chia-Ming; Wu,Sung-Tze |
| 國立東華大學 |
2005-12 |
Efficient Switches for Network-on-Chip Based Embedded Systems
|
Chi,Hsin-Chou; Wu,Chia-Ming |
| 國立東華大學 |
2005-11 |
Design of a High-Performance Switch for Circuit-Switched On-Chip Networks
|
Chi,Hsin-Chou; Wu,Chia-Ming |
| 國立東華大學 |
2005-10 |
Mapping of IP Cores to Network-on-Chip Architectures Based on Traffic Loads
|
Chi,Hsin-Chou; Wu,Chia-Ming; Lee,Ming-Chao |
| 國立東華大學 |
2005-08 |
Design of a Versatile Hybrid Switch for On-Chip Networks
|
Chi,Hsin-Chou; Wu,Chia-Ming; Wu,Sung-Tze |
Showing items 21-29 of 29 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
