|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"wu chien ting"
Showing items 11-20 of 61 (7 Page(s) Totally)
<< < 1 2 3 4 5 6 7 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2018-09-10T06:58:05Z |
High-phase-purity zinc-blende InN on r-plane sapphire substrate with controlled nitridation pretreatment
|
Liu, Ting-Wei; Wu, Chien-Ting; Hsu, Hsu-Cheng; Hsu, Geng-Min; Chen, Li-Chyong; Hsiao, Wen-Yu; Yang, C. C.; Gä llströ m,; reas; Holtz, Per-Olof; Chen, Chia-Chun; Chen, Kuei-Hsien; Hsiao, Ching-Lien; CHIH-CHUNG YANG; Chen, Li-Chyong et al. |
| 國立交通大學 |
2018-08-21T05:54:30Z |
Large-Area 2D Layered MoTe2 by Physical Vapor Deposition and Solid-Phase Crystallization in a Tellurium-Free Atmosphere
|
Huang, Jyun-Hong; Deng, Kuang-Ying; Liu, Pang-Shiuan; Wu, Chien-Ting; Chou, Cheng-Tung; Chang, Wen-Hao; Lee, Yao-Jen; Hou, Tuo-Hung |
| 國立交通大學 |
2018-08-21T05:53:10Z |
Effect of Two-Step Metal Organic Chemical Vapor Deposition Growth on Quality, Diameter and Density of InAs Nanowires on Si (111) Substrate
|
Yu, Hung Wei; Anandan, Deepak; Hsu, Ching Yi; Hung, Yu Chih; Su, Chun Jung; Wu, Chien Ting; Kakkerla, Ramesh Kumar; Minh Thien Huu Ha; Huynh, Sa Hoang; Tu, Yung Yi; Chang, Edward Yi |
| 東吳大學 |
2018 |
外資銀行業進入印度巿場之研究
|
WU, CHIEN-TING; 吳建廷 |
| 國立交通大學 |
2017-04-21T06:55:46Z |
Large-area few-layer MoS2 deposited by sputtering
|
Huang, Jyun-Hong; Chen, Hsing-Hung; Liu, Pang-Shiuan; Lu, Li-Syuan; Wu, Chien-Ting; Chou, Cheng-Tung; Lee, Yao-Jen; Li, Lain-Jong; Chang, Wen-Hao; Hou, Tuo-Hung |
| 國立交通大學 |
2017-04-21T06:55:35Z |
32-nm Multigate Si-nTFET With Microwave-Annealed Abrupt Junction
|
Hou, Fu-Ju; Sung, Po-Jung; Hsueh, Fu-Kuo; Wu, Chien-Ting; Lee, Yao-Jen; Chang, Mao-Nang; Li, Yiming; Hou, Tuo-Hung |
| 國立交通大學 |
2017-04-21T06:55:16Z |
Suspended Diamond-Shaped Nanowire With Four {111} Facets for High-Performance Ge Gate-All-Around FETs
|
Hou, Fu-Ju; Sung, Po-Jung; Hsueh, Fu-Kuo; Wu, Chien-Ting; Lee, Yao-Jen; Li, Yiming; Samukawa, Seiji; Hou, Tuo-Hung |
| 國立交通大學 |
2017-04-21T06:50:15Z |
MOS2 U-shape MOSFET with 10 nm Channel Length and Poly-Si Source/Drain Serving as Seed for Full Wafer CVD MOS2 Availability
|
Li, Kai-Shin; Wu, Bo-Wei; Li, Lain-Jong; Li, Ming-Yang; Cheng, Chia-Chin Kevin; Hsu, Cho-Lun; Lin, Chang-Hsien; Chen, Yi-Ju; Chen, Chun-Chi; Wu, Chien-Ting; Chen, Min-Cheng; Shieh, Jia-Min; Yeh, Wen-Kuan; Chueh, Yu-Lun; Yang, Fu-Liang; Hu, Chenming |
| 國立交通大學 |
2017-04-21T06:48:19Z |
Diamond-shaped Ge and Ge0.9Si0.1 Gate-All-Around Nanowire FETs with Four {111} Facets by Dry Etch Technology
|
Lee, Yao-Jen; Hou, Fu-Ju; Chuang, Shang-Shiun; Hsueh, Fu-Kuo; Kao, Kuo-Hsing; Sung, Po-Jung; Yuan, Wei-You; Yao, Jay-Yi; Lu, Yu-Chi; Lin, Kun-Lin; Wu, Chien-Ting; Chen, Hisu-Chih; Chen, Bo-Yuan; Huang, Guo-Wei; Chen, Henry J. H.; Li, Jiun-Yun; Li, Yiming; Samukawa, Seiji; Chao, Tien-Sheng; Tseng, Tseung-Yuen; Wu, Wen-Fa; Hou, Tuo-Hung; Yeh, Wen-Kuan |
| 國立交通大學 |
2017-04-21T06:48:19Z |
High Performance Poly Si Junctionless Transistors with Sub-5nm Conformally Doped Layers by Molecular Monolayer Doping and Microwave Incorporating CO2 Laser Annealing for 3D Stacked ICs Applications
|
Lee, Yao-Jen; Cho, Ta-Chun; Sung, Po-Jung; Kao, Kuo-Hsing; Hsueh, Fu-Kuo; Hou, Fu-Ju; Chen, Po-Cheng; Chen, Hsiu-Chih; Wu, Chien-Ting; Hsu, Shu-Han; Chen, Yi-Ju; Huang, Yao-Ming; Hou, Yun-Fang; Huang, Wen-Hsien; Yang, Chih-Chao; Chen, Bo-Yuan; Lin, Kun-Lin; Chen, Min-Cheng; Shen, Chang-Hong; Huang, Guo-Wei; Huang, Kun-Ping; Current, Michael I.; Li, Yiming; Samukawa, Seiji; Wu, Wen-Fa; Shieh, Jia-Min; Chao, Tien-Sheng; Yeh, Wen-Kuan |
Showing items 11-20 of 61 (7 Page(s) Totally)
<< < 1 2 3 4 5 6 7 > >>
View [10|25|50] records per page
|
