English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51824557    Online Users :  720
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"wu cy"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 146-170 of 607  (25 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page

Institution Date Title Author
中國醫藥大學 2015-03 Skp2-MacroH2A1-CDK8 axis orchestrates G2/M transition and tumorigenesis (Xu, Dazhi)*;(Li, CF);(Zhang, X);(Gong, ZH);(Chan, CH);(Lee, SW);(Jin, GX);(Rezaeian, AH);(Han, F);(Wang, J);(Yang, WL);(Feng, ZZ);(Chen, W);(Wu, CY);(Wang, YJ);(Chow, LP);(Zhu, XF);(Zeng, YX);林慧觀(Hui-Kuan Lin)*
國家衛生研究院 2015-02 A tool to predict risk for gastric cancer in patients with peptic ulcer disease on the basis of a nationwide cohort Lee, TY;Wang, CB;Chen, TT;Kuo, KN;Wu, MS;Lin, JT;Wu, CY
國立臺灣海洋大學 2015 Effects of C-terminal domain truncation on enzyme properties of Serratia marcescens chitinase C. Lin FP; Wu CY; Chen HN; Lin HJ.
國立交通大學 2014-12-08T15:49:12Z Magnetoresistance behavior of Ni layer under Cu film Wu, CY; Yao, YD; Lin, JJ
國立交通大學 2014-12-08T15:49:06Z Computer-generated holographic diffuser for color mixing Chao, W; Chi, S; Wu, CY; Kuo, CJ
國立交通大學 2014-12-08T15:49:03Z Multiple-cell square-type layout design for output transistors in submicron CMOS technology to save silicon area Ker, MD; Wu, CY; Huang, CC; Chen, TY
國立交通大學 2014-12-08T15:49:00Z A parallel structure for CMOS four-quadrant analog multipliers and its application to a 2-GHz RF downconversion mixer Hsiao, SY; Wu, CY
國立交通大學 2014-12-08T15:48:51Z High-performance CMOS buffered gate modulation input (BGMI) readout circuits for IR FPA Hsieh, CC; Wu, CY; Sun, TP; Jih, FW; Cherng, YT
國立交通大學 2014-12-08T15:47:36Z An efficient transient modeling for 3-D multilevel interconnections in a stratified dielectric medium Wu, CY; Hou, HM
國立交通大學 2014-12-08T15:47:31Z A 1.5-V differential cross-coupled bootstrapped BiCMOS logic for low-voltage applications Tseng, YK; Wu, CY
國立交通大學 2014-12-08T15:47:29Z An analytical grain-barrier height model and its characterization for intrinsic poly-Si thin-film transistor Chen, HL; Wu, CY
國立交通大學 2014-12-08T15:47:06Z A new true-single-phase-clocking BiCMOS dynamic pipelined logic family for high-speed, low-voltage pipelined system applications Tseng, YK; Wu, CY
國立交通大學 2014-12-08T15:46:55Z A 2-D velocity- and direction-selective sensor with BJT-based silicon retina and temporal zero-crossing detector Jiang, HC; Wu, CY
國立交通大學 2014-12-08T15:46:46Z Synthesis of pentaoxa[5]peristylanes Wu, HJ; Wu, CY
國立交通大學 2014-12-08T15:46:44Z A novel transient simulation for 3-D multilevel interconnections on complex topography Hou, HM; Sheen, CS; Wu, CY
國立交通大學 2014-12-08T15:46:43Z A new I-V model considering the impact-ionization effect initiated by the DIGBL current for the intrinsic n-channel poly-Si TFT's Chen, HL; Wu, CY
國立交通大學 2014-12-08T15:46:34Z A new quasi-2-D model for hot-carrier band-to-band tunneling current You, KF; Wu, CY
國立交通大學 2014-12-08T15:46:30Z An improved BJT-based silicon retina with tunable image smoothing capability Wu, CY; Jiang, HC
國立交通大學 2014-12-08T15:45:43Z A new charge-pumping technique for profiling the interface-states and oxide-trapped charges in MOSFET's Chu, YL; Lin, DW; Wu, CY
國立交通大學 2014-12-08T15:45:36Z A new observation of band-to-band tunneling induced hot-carrier stress using charge-pumping technique Chu, YL; Wu, CY
國立交通大學 2014-12-08T15:44:58Z Fused-ring and linking group effects of proton donors and accepters on simple H-bonded liquid crystals Lin, HC; Shiaws, JM; Wu, CY; Tsai, CT
國立交通大學 2014-12-08T15:44:57Z ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications Ker, MD; Chen, TY; Wu, CY; Chang, HH
國立交通大學 2014-12-08T15:44:26Z The design of a 2-V 900-MHz CMOS bandpass amplifier Cheng, Y; Wu, CY; Gong, J
國立交通大學 2014-12-08T15:44:19Z A new compact neuron-bipolar junction transistor (nu BJT) cellular neural network (CNN) structure with programmable large neighborhood symmetric templates for image processing Wu, CY; Yen, WC
國立交通大學 2014-12-08T15:43:58Z On-chip ESD protection design by using polysilicon diodes in CMOS process Ker, MD; Chen, TY; Wang, TH; Wu, CY

Showing items 146-170 of 607  (25 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page