|
"wu cy"的相關文件
顯示項目 321-345 / 607 (共25頁)
<< < 8 9 10 11 12 13 14 15 16 17 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:06:04Z |
SUPERIOR CHARACTERISTICS OF THERMAL OXIDE LAYERS GROWN ON AMORPHOUS-SILICON FILMS
|
WU, CY; CHEN, CF |
| 國立交通大學 |
2014-12-08T15:06:03Z |
A NEW APPROACH TO ANALYTICALLY SOLVING THE TWO-DIMENSIONAL POISSON EQUATION AND ITS APPLICATION IN SHORT-CHANNEL MOSFET MODELING
|
LIN, PS; WU, CY |
| 國立交通大學 |
2014-12-08T15:06:03Z |
A SIMPLIFIED COMPUTER-ANALYSIS FOR NORMAL-WELL GUARD RING EFFICIENCY IN CMOS CIRCUITS
|
CHEN, MJ; WU, CY |
| 國立交通大學 |
2014-12-08T15:06:03Z |
THE DIELECTRIC RELIABILITY OF INTRINSIC THIN SIO2-FILMS THERMALLY GROWN ON A HEAVILY DOPED SI SUBSTRATE - CHARACTERIZATION AND MODELING
|
CHEN, CF; WU, CY; LEE, MK; CHEN, CN |
| 國立交通大學 |
2014-12-08T15:06:03Z |
TRANSPORT-PROPERTIES OF THERMAL OXIDE-FILMS GROWN ON POLYCRYSTALLINE SILICON - MODELING AND EXPERIMENTS
|
WU, CY; CHEN, CF |
| 國立交通大學 |
2014-12-08T15:06:01Z |
THE EFFECTS OF THERMAL SILICIDATION ON THE CURRENT TRANSPORT CHARACTERISTICS OF TI/(111)SI SCHOTTKY-BARRIER CONTACTS
|
TSENG, HH; WU, CY |
| 國立交通大學 |
2014-12-08T15:06:00Z |
A NEW METHOD FOR DETERMINING THE TERMINAL SERIES RESISTANCES AND HIGH-INJECTION COEFFICIENT OF BIPOLAR-TRANSISTORS IN CMOS INTEGRATED-CIRCUITS FOR COMPUTER-AIDED CIRCUIT MODELING
|
YANG, YH; WU, CY; CHEN, WY |
| 國立交通大學 |
2014-12-08T15:06:00Z |
GENERAL EXPERIMENTAL-METHOD OF PARAMETER EXTRACTION FOR CMOS TIMING MACROMODELS
|
WU, CY; JANG, WY; WU, HJ |
| 國立交通大學 |
2014-12-08T15:05:59Z |
INTEGRAL-EQUATION SOLUTION FOR HYPERBOLIC HEAT-CONDUCTION WITH SURFACE RADIATION
|
WU, CY |
| 國立交通大學 |
2014-12-08T15:05:59Z |
TIMING MACROMODELS FOR CMOS STATIC SET RESET LATCHES AND THEIR APPLICATIONS
|
WU, CY; LI, C; HWANG, JS |
| 國立交通大學 |
2014-12-08T15:05:57Z |
A NEW EXPERIMENTAL-METHOD TO DETERMINE THE SATURATION VOLTAGE OF A SMALL-GEOMETRY MOSFET
|
JANG, WY; WU, CY; WU, HJ |
| 國立交通大學 |
2014-12-08T15:05:57Z |
A NEW LATERAL GROWTH FREE FORMATION TECHNIQUE FOR TITANIUM SILICIDE USING THE SI/W/TI TRILAYER STRUCTURE
|
LIN, MZ; WU, CY |
| 國立交通大學 |
2014-12-08T15:05:56Z |
LOW-POWER DYNAMIC TERNARY LOGIC
|
WANG, JS; WU, CY; TSAI, MK |
| 國立交通大學 |
2014-12-08T15:05:55Z |
COBALT SILICIDE INTERCONNECTION FROM A SI/W/CO TRILAYER STRUCTURE
|
LIN, MZ; WU, CY |
| 國立交通大學 |
2014-12-08T15:05:53Z |
NEW MONOLITHIC SWITCHED-CAPACITOR DIFFERENTIATORS WITH GOOD NOISE REJECTION
|
WU, CY; YU, TC; CHANG, SS |
| 國立交通大學 |
2014-12-08T15:05:51Z |
THE EFFECT OF LAYOUT, SUBSTRATE WELL BIASES, AND TRIGGERING SOURCE LOCATION ON LATCHUP TRIGGERING CURRENTS IN BULK CMOS CIRCUITS
|
YANG, YH; WU, CY |
| 國立交通大學 |
2014-12-08T15:05:50Z |
NOVEL DYNAMIC CMOS LOGIC FREE FROM PROBLEMS OF CHARGE SHARING AND CLOCK SKEW
|
WANG, JS; WU, CY; TSAI, MK |
| 國立交通大學 |
2014-12-08T15:05:49Z |
AN IMPROVED PROPAGATION-DELAY-TIME FORMULA FOR THE SUB-MICRON N-MOS INVERTER
|
WU, CY |
| 國立交通大學 |
2014-12-08T15:05:48Z |
A NEW CRITERION FOR TRANSIENT LATCHUP ANALYSIS IN BULK CMOS
|
YANG, YH; WU, CY |
| 國立交通大學 |
2014-12-08T15:05:48Z |
A NEW TWIN-WELL CMOS PROCESS USING NITRIDIZED-OXIDE-LOCOS (NOLOCOS) ISOLATION TECHNOLOGY
|
TSAI, HH; YU, CL; WU, CY |
| 國立交通大學 |
2014-12-08T15:05:48Z |
PHYSICAL TIMING MODELS OF SMALL-GEOMETRY CMOS INVERTERS AND MULTI-INPUT NAND NOR GATES AND THEIR APPLICATIONS
|
WU, CY; HWANG, JS |
| 國立交通大學 |
2014-12-08T15:05:48Z |
CMOS NONTHRESHOLD LOGIC (NTL) AND CASCODE NONTHRESHOLD LOGIC (CNTL) FOR HIGH-SPEED APPLICATIONS
|
WANG, JS; WU, CY; TSAI, MK |
| 國立交通大學 |
2014-12-08T15:05:45Z |
ANALYSIS AND MODELING OF INITIAL DELAY TIME AND ITS IMPACT ON PROPAGATION DELAY OF CMOS LOGIC GATES
|
YANG, YH; WU, CY |
| 國立交通大學 |
2014-12-08T15:05:45Z |
A NEW GENERAL-METHOD TO MODEL SIGNAL TIMING OF E D NMOS LOGIC
|
WU, CY; LIN, YT |
| 國立交通大學 |
2014-12-08T15:05:40Z |
REALIZATIONS OF IIR FIR AND N-PATH FILTERS USING A NOVEL SWITCHED-CAPACITOR TECHNIQUE
|
YU, TC; WU, CY; CHANG, SS |
顯示項目 321-345 / 607 (共25頁)
<< < 8 9 10 11 12 13 14 15 16 17 > >>
每頁顯示[10|25|50]項目
|
