|
"wu cy"的相關文件
顯示項目 361-385 / 607 (共25頁)
<< < 10 11 12 13 14 15 16 17 18 19 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:05:10Z |
LATCHED CMOS DIFFERENTIAL LOGIC (LCDL) FOR COMPLEX HIGH-SPEED VLSI
|
WU, CY; CHENG, KH |
| 國立交通大學 |
2014-12-08T15:05:08Z |
DESIGN TECHNIQUES FOR HIGH-FREQUENCY CMOS SWITCHED-CAPACITOR FILTERS USING NON-OP-AMP-BASED UNITY-GAIN AMPLIFIERS
|
WU, CY; LU, PH; TSAI, MK |
| 國立交通大學 |
2014-12-08T15:04:59Z |
A NEW ON-CHIP ESD PROTECTION CIRCUIT WITH DUAL PARASITIC SCR STRUCTURES FOR CMOS VLSI
|
WU, CY; KER, MD; LEE, CY; KO, J |
| 國立交通大學 |
2014-12-08T15:04:54Z |
PHYSICAL MODEL FOR CHARACTERIZING AND SIMULATING A FLOTOX EEPROM DEVICE
|
WU, CY; CHEN, CF |
| 國立交通大學 |
2014-12-08T15:04:49Z |
THE PROCESS WINDOW OF A-SI/TI BILAYER METALLIZATION FOR AN OXIDATION-RESISTANT AND SELF-ALIGNED TISI2 PROCESS
|
LOU, YS; WU, CY; CHENG, HC |
| 國立交通大學 |
2014-12-08T15:04:49Z |
A NEW 2-DIMENSIONAL MODEL FOR THE POTENTIAL DISTRIBUTION OF SHORT GATE-LENGTH MESFETS AND ITS APPLICATIONS
|
CHIN, SP; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:48Z |
HIGH-PRECISION CURVATURE-COMPENSATED CMOS BAND-GAP VOLTAGE AND CURRENT REFERENCES
|
WU, CY; CHIN, SY |
| 國立交通大學 |
2014-12-08T15:04:48Z |
NEW FAST FIXED-DELAY SIZING ALGORITHM FOR HIGH-PERFORMANCE CMOS COMBINATIONAL LOGIC-CIRCUITS AND ITS APPLICATIONS
|
HWANG, JS; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:43Z |
A NEW METHODOLOGY FOR 2-DIMENSIONAL NUMERICAL-SIMULATION OF SEMICONDUCTOR-DEVICES
|
CHIN, SP; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:41Z |
ANALYSIS AND DESIGN OF A NEW RACE-FREE 4-PHASE CMOS LOGIC
|
WU, CY; CHENG, KH; WANG, JS |
| 國立交通大學 |
2014-12-08T15:04:41Z |
A NEW OXIDATION-RESISTANT COSI2 PROCESS FOR SELF-ALIGNED SILICIDATION (SALICIDE) TECHNOLOGY
|
LOU, YS; WU, CY; CHENG, HC |
| 國立交通大學 |
2014-12-08T15:04:34Z |
A NEW IV MODEL FOR SHORT GATE-LENGTH MESFETS
|
CHIN, SP; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:25Z |
DESIGN AND APPLICATION OF PIPELINED DYNAMIC CMOS TERNARY LOGIC AND SIMPLE TERNARY DIFFERENTIAL LOGIC
|
WU, CY; HUANG, HY |
| 國立交通大學 |
2014-12-08T15:04:23Z |
A NEW GRID-GENERATION METHOD FOR 2-D SIMULATION OF DEVICES WITH NONPLANAR SEMICONDUCTOR SURFACE
|
CHIN, SP; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:22Z |
A NEW 2D ANALYTIC THRESHOLD-VOLTAGE MODEL FOR FULLY DEPLETED SHORT-CHANNEL SOI MOSFETS
|
GUO, JY; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:22Z |
THE DESIGN OF FULLY DIFFERENTIAL CMOS OPERATIONAL-AMPLIFIERS WITHOUT EXTRA COMMON-MODE FEEDBACK-CIRCUITS
|
LU, PH; WU, CY; TSAI, MK |
| 國立交通大學 |
2014-12-08T15:04:20Z |
A NOVEL PHL-EMITTER BIPOLAR-TRANSISTOR - FABRICATION AND CHARACTERIZATION
|
CHANG, KZ; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:12Z |
NOVEL CHARACTERISTICS OF THE POLYSILICON HIGH-LOW-EMITTER (PHL-EMITTER) BIPOLAR-TRANSISTOR HIGH-CURRENT GAIN AND ZERO ACTIVATION-ENERGY
|
CHANG, KZ; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:11Z |
CMOS ON-CHIP ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT USING 4-SCR STRUCTURES WITH LOW ESD-TRIGGER VOLTAGE
|
KER, MD; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:09Z |
TRANSIENT ANALYSIS OF SUBMICRON CMOS LATCHUP WITH A PHYSICAL CRITERION
|
KER, MD; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:09Z |
A CHARACTERIZATION TECHNIQUE FOR THE DEGRADATION CHARACTERISTICS OF TI/SI SCHOTTKY-BARRIER DIODES AND OHMIC CONTACTS AFTER THERMAL SILICIDATION
|
LOU, YS; WU, CY |
| 國立交通大學 |
2014-12-08T15:04:08Z |
COMPARATIVE-STUDIES OF GD-ORDERING IN VARIOUS CUPRATE SYSTEMS
|
HO, JC; WU, CY; LAI, CC; SHIEH, JH; KU, HC |
| 國立交通大學 |
2014-12-08T15:04:08Z |
MAGNETIC-BEHAVIOR IN PR-CONTAINING TL-BASED AND PB-BASED CUPRATES
|
KU, HC; LAI, CC; SHIEH, JH; LIOU, JW; WU, CY; HO, JC |
| 國立交通大學 |
2014-12-08T15:04:02Z |
A SELF-CONSISTENT CHARACTERIZATION METHODOLOGY FOR SCHOTTKY-BARRIER DIODES AND OHMIC CONTACTS
|
LOU, YS; WU, CY |
| 國立交通大學 |
2014-12-08T15:03:57Z |
NEW DESIGN METHODOLOGY AND NEW DIFFERENTIAL LOGIC-CIRCUITS FOR THE IMPLEMENTATION OF TERNARY LOGIC SYSTEMS IN CMOS-VLSI WITHOUT PROCESS MODIFICATION
|
HUANG, HY; WU, CY |
顯示項目 361-385 / 607 (共25頁)
<< < 10 11 12 13 14 15 16 17 18 19 > >>
每頁顯示[10|25|50]項目
|
