|
"wu g m"的相關文件
顯示項目 1-12 / 12 (共1頁)
1
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2018-09-10T07:36:57Z |
Quasi-universal switch matrices for FPD design
|
Wu, G.-M.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T07:28:55Z |
Coupling coefficient improvement for inductor coupled vertical interconnect in 3D IC die stacking
|
Lu, H.-C.;Wu, G.-M.;Pan, C.;Chou, Y.-T.; Lu, H.-C.; Wu, G.-M.; Pan, C.; Chou, Y.-T.; HSIN-CHIA LU |
| 臺大學術典藏 |
2018-09-10T05:23:28Z |
Placement with symmetry constraints for analog layout design using TCG-S
|
Lin, J.-M.; Wu, G.-M.; Chang, Y.-W.; Chuang, J.-H.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:53:44Z |
Universal switch blocks for three-dimensional FPGA design
|
Wu, G.-M.; Shyu, M.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:33:03Z |
Analysis of FPGA/FPIC switch modules
|
Chang, Y.-W.; Zhu, K.; Wu, G.-M.; Wong, D.F.; Wong, C.K.; Chang, Yao-Wen |
| 臺大學術典藏 |
2018-09-10T04:33:02Z |
Rectilinear block placement using B*-trees
|
Wu, G.-M.; Chang, Y.-C.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:52Z |
Performance-driven placement for dynamically reconfigurable FPGAs
|
Wu, G.-M.; Lin, J.-M.; Chang, Y.-W.; Wu, Guang-Ming; Lin, Jai-Ming; Chang, Yao-Wen; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T03:47:58Z |
Generic ILP-based approaches for time-multiplexed FPGA partitioning
|
Wu, G.-M.; Lin, J.-M.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T03:29:37Z |
Generic universal switch blocks
|
Shyu, M.; Wu, G.-M.; Chang, Y.-D.; Chang, Y.-W.; YAO-WEN CHANG |
| 國立成功大學 |
2007-03 |
Microstructure and magnetic properties of Co-C nanogranular films
|
Lee, Yu-Hua; Huang, Y. S.; Min, J. F.; Wu, G. M.; Horng, L. |
| 國立臺灣大學 |
2004 |
Universal switch blocks for three-dimensional FPGA design
|
Wu, G.-M.; Shyu, M.; Chang, Y.-W. |
| 國立臺灣大學 |
2000 |
Generic universal switch blocks
|
Shyu, M.; Chang, Y.-D.; Wu, G.-M.; Chang, Y.-W. |
顯示項目 1-12 / 12 (共1頁)
1
每頁顯示[10|25|50]項目
|
