|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51808812
Online Users :
895
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"wu jieh tsorng"
Showing items 76-85 of 96 (10 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page
| 國立交通大學 |
2014-12-12T01:38:14Z |
數位校正式比較器及其在快閃型類比數位轉換器上的應用
|
黃鈞正; Huang, Chun-Cheng; 吳介琮; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-12T01:22:02Z |
低功率類比數位轉換器之設計技術
|
鍾勇輝; Chung, Yung-Hui; 吳介琮; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-12T01:21:39Z |
高速電流引導式數位類比轉換器
|
曾偉信; Tseng, Wei-Hsin; 吳介琮; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-12T01:21:26Z |
低功率低電壓雙路管線式類比數位轉換器
|
翟芸; Chai, Angelia Yolanda; 吳介琮; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-08T15:39:30Z |
A CMOS 6-Bit 16-GS/s Time-Interleaved ADC with Digital Background Calibration
|
Huang, Chun-Cheng; Wang, Chung-Yi; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-08T15:35:45Z |
A 1-V 100-dB Dynamic Range 24.4-kHz Bandwidth Delta-Sigma Modulator
|
Chang, Chia-Ling; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-08T15:33:11Z |
Background Calibration of Integrator Leakage in Discrete-Time Delta-Sigma Modulators
|
Wu, Su-Hao; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-08T15:31:53Z |
A 81-dB Dynamic Range 16-MHz Bandwidth Delta Sigma Modulator Using Background Calibration
|
Wu, Su-Hao; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-08T15:30:05Z |
A 10-Bit 200-MS/s Digitally-Calibrated Pipelined ADC Using Switching Opamps
|
Fang, Bing-Nan; Wu, Jieh-Tsorng |
| 國立交通大學 |
2014-12-08T15:29:24Z |
A 10-Bit 300-MS/s Pipelined ADC With Digital Calibration and Digital Bias Generation
|
Fang, Bing-Nan; Wu, Jieh-Tsorng |
Showing items 76-85 of 96 (10 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page
|
