| 國立成功大學 |
2011-06-28 |
具即時回饋與導引機制之臨床護理學習環境與工具之開發與應用
|
伍柏翰; Wu, Po-Han |
| 淡江大學 |
2011-06 |
Power-aware compression scheme for multiple scan-chain
|
Rau, Jiann-Chyi; Wu, Po-Han |
| 淡江大學 |
2011-03 |
An Efficient Algorithm to Selectively Gate Scan Cells for Capture Power Reduction
|
Rau, Jiann-Chyi; Wu, Chung-Lin; Wu, Po-Han |
| 淡江大學 |
2011-01 |
Power-aware multi-chains encoding scheme for system-on-a-chip in low-cost environment
|
Rau, Jiann-Chyi; Wu, Po-Han |
| 國立屏東大學 |
2011 |
產品模仿與創新：競爭策略對經營績效之關係－運動休閒產業為例
|
吳柏翰; Wu, Po-han |
| 淡江大學 |
2010-10-31 |
The AB-Filling Methodology for Power-aware At-Speed Scan Testing
|
Chen, Tsung-tang; Wu, Po-han; Chen, Kung-han; Rau, Jiann-chyi; Tzeng, Shih-ming |
| 淡江大學 |
2010-09 |
Optimal Test Access Mechanism (TAM) for Reducing Test Application Time of Core-Based SOCs
|
Rau, Jiann-Chyi; Wu, Po-han; Huang, Wnag-Tiao; Chien, Chih-Lung; Chen, Chien-Shiun |
| 淡江大學 |
2010-05-30 |
Multi-Chains Encoding Scheme in Low-Cost ATE
|
饒建奇; Rau, Jiann-Chyi; Chen, Gong-Han; Wu, Po-Han |
| 淡江大學 |
2010-05-30 |
Multi-Cycle Compress Technique for High-Speed IP in Low-Cost Environment
|
饒建奇; Rau, Jiann-Chyi; Lin, Chu-Chuan; Wu, Po-Han; Chen, Gong-Han |
| 淡江大學 |
2009-11-23 |
A New Scheme of Reducing Shift and Capture Power Using the X-Filling Methodology
|
Chen, Tsung-tang; Li, Wei-lin; Wu, Po-han; Rau, Jiann-chyi |
| 淡江大學 |
2009-11 |
Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment
|
Wu, Po-han; Rau, Jiann-chyi |
| 淡江大學 |
2009-05-24 |
Reducing Switching Activity by Test Slice Difference Technique for Test Volume Compression
|
Li, Wei-Lin; Wu, Po-Han; Rau, Jiann-Chyi |
| 淡江大學 |
2009-01 |
The Star-Routing Algorithm Based on Manhattan-Diagonal Model for Three Layers Channel Routing
|
Rau, Jiann-chyi; Wu, Po-han; Liu, Chia-jung; Lin, Yi-chen |
| 淡江大學 |
2008-11 |
The Efficient TAM Design for Core-Based SOCs Testing
|
Rau, Jiann-chyi; Wu, Po-han; Chien, Chih-lung; Wu, Chien-hsu |
| 國立成功大學 |
2008-09 |
Knowledge verification for fuzzy expert systems
|
Wu, Po-Han; Hwang, Gwo-Haur; Liu, Hsiang-Ming; Hwang, Gwo-Jen; Tseng, Judy C. R.; Huang, Yueh-Min |
| 淡江大學 |
2008-06 |
A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits
|
Rau, Jiann-chyi; Wu, Po-han; Ho, Ying-fu |
| 淡江大學 |
2008-06 |
An Efficient Scheduling Algorithm Based On Multi-frequency TAM for SOC Testing
|
Rau, Jiann-chyi; Wu, Po-han; Ma, Jia-shing |
| 淡江大學 |
2006-12-04 |
Design of Dynamically Assignmentable TAM Width for Testing Core-Based SOCs
|
Rau, Jiann-Chyi; Chen, Chien-Shiun; Wu, Po-Han |
| 淡江大學 |
2006 |
A novel hardware architecture for low power and rapid testing of VLSI circuits
|
吳柏翰; Wu, Po-han |
| 淡江大學 |
2005-05-23 |
A novel reseeding mechanism for pseudo-random testing of VLSI circuits
|
Rau, Jiann-chyi; Ho, Ying-fu; Wu, Po-han |
