|
English
|
正體中文
|
简体中文
|
总笔数 :0
|
|
造访人次 :
51718165
在线人数 :
770
教育部委托研究计画 计画执行:国立台湾大学图书馆
|
|
|
"wu tsung yi"的相关文件
显示项目 21-30 / 36 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目
| 大葉大學 |
2009-05-25 |
A Peak Current and Power Pad Count Reduction Tool for System-Level IC Designers
|
Wu, Tsung-Yi;Lin, How-Rern;Kao, Tzi-Wei;Huang, Shi-Yi;Li, Tai-Lun |
| 國立彰化師範大學 |
2009-05 |
A VLSI Design with Built-in SRAM Arrays for Implementing Full Search Block Matching Algorithm
|
Wu, Tsung-Yi; Chen, Kuang-Yao; Huang, Shi-Yi; Li, Tai-Lun; Lin, How-Rern |
| 國立彰化師範大學 |
2009-05 |
A Peak Current and Power Pad Count Reduction Tool for System-Level IC Designers
|
Wu, Tsung-Yi; Kao, Tzi-Wei; Huang, Shi-Yi; Li, Tai-Lun; Lin, How-Rern |
| 大葉大學 |
2009-04-1 |
A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates
|
Lin, How-Rern;Chiu, Wei-Hao;Wu, Tsung-Yi |
| 大葉大學 |
2009-04-01 |
A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates
|
Lin, How-Rern;Chiu, Wei-Hao;Wu, Tsung-Yi |
| 國立成功大學 |
2009-04 |
Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
|
Wu, Tsung-Yi; Lu, Liang-Ying |
| 國立彰化師範大學 |
2009 |
A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates
|
Lin, How-Rern; Chiu, Wei-Hao; Wu, Tsung-Yi |
| 國立彰化師範大學 |
2009 |
Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
|
Wu, Tsung-Yi ; Lu, Liang-Ying |
| 國立彰化師範大學 |
2008-12 |
Low-Leakage and Low-Power Implementation of High-Speed 65nm Logic Gates
|
Wu, Tsung-Yi; Lu, Liang-Ying; Liang, Cheng-Hsun |
| 國立臺灣體育運動大學 |
2008-05-01 |
國小排球選手運動參與動機之研究
|
張怡潔; 吳聰義; Chang, Yi-Chieh; Wu, Tsung-Yi |
Showing items 21-30 of 36 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page
|
