English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51824025    Online Users :  845
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"wu woei cherng"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 11-24 of 24  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:12:52Z Current transport mechanism for HfO2 gate dielectrics with fluorine incorporation Wu, Woei Cherng; Lai, Chao Sung; Wang, Tzu Ming; Wang, Jer Chyi; Hsu, Chih Wei; Ma, Ming Wen; Chao, Tien Sheng
國立交通大學 2014-12-08T15:12:40Z Characteristics of PBTI and hot carrier stress for LTPS-TFT with high-kappa gate dielectric Ma, Ming-Wen; Chen, Chih-Yang; Su, Chun-Jung; Wu, Woei-Cherng; Wu, Yi-Hong; Kao, Kuo-Hsing; Chao, Tien-Sheng; Lei, Tan-Fu
國立交通大學 2014-12-08T15:12:39Z Impacts of fluorine ion implantation with low-temperature solid-phase crystallized activation on high-kappa LTPS-TFT Ma, Ming-Wen; Chen, Chih-Yang; Su, Chun-Jung; Wu, Woei-Cherng; Wu, Yi-Hong; Yang, Tsung-Yu; Kao, Kuo-Hsing; Chao, Tien-Sheng; Lei, Tan-Fu
國立交通大學 2014-12-08T15:11:26Z High-performance metal-induced laterally crystallized polycrystalline silicon p-channel thin-film transistor with TaN/HfO2 gate stack structure Ma, Ming-Wen; Chao, Tien-Sheng; Su, Chun-Jung; Wu, Woei-Cherng; Kao, Kuo-Hsing; Lei, Tan-Fu
國立交通大學 2014-12-08T15:11:13Z Carrier transportation mechanism of the TaN/HfO(2)/IL/Si structure with silicon surface fluorine implantation Wu, Woei Cherng; Lai, Chao-Sung; Wang, Tzu-Ming; Wang, Jer-Chyi; Hsu, Chih Wei; Ma, Ming Wen; Lo, Wen-Cheng; Chao, Tien Sheng
國立交通大學 2014-12-08T15:10:56Z X-ray photoelectron spectroscopy energy band alignment of spin-on CoTiO(3) high-k dielectric prepared by sol-gel spin coating method Kao, Kuo-Hsing; Chuang, Shiow-Huey; Wu, Woei-Cherng; Chao, Tien-Sheng; Chen, Jian-Hao; Ma, Ming-Wen; Gao, Reui-Hong; Chiang, Michael Y.
國立交通大學 2014-12-08T15:10:43Z Impacts of N-2 and NH3 Plasma Surface Treatments on High-Performance LTPS-TFT With High-kappa Gate Dielectric Ma, Ming-Wen; Chao, Tien-Sheng; Chiang, Tsung-Yu; Wu, Woei-Cherng; Lei, Tan-Fu
國立交通大學 2014-12-08T15:10:35Z Positive Bias Temperature Instability (PBTI) Characteristics of Contact-Etch-Stop-Layer-Induced Local-Tensile-Strained HfO(2) nMOSFET Wu, Woei-Cherng; Chao, Tien-Sheng; Chiu, Te-Hsin; Wang, Jer-Chyi; Lai, Chao-Sung; Ma, Ming-Wen; Lo, Wen-Cheng
國立交通大學 2014-12-08T15:10:33Z Characteristics of HfO(2)/Poly-Si Interfacial Layer on CMOS LTPS-TFTs With HfO(2) Gate Dielectric and O(2) Plasma Surface Treatment Ma, Ming-Wen; Chiang, Tsung-Yu; Wu, Woei-Cherng; Chao, Tien-Sheng; Lei, Tan-Fu
國立交通大學 2014-12-08T15:09:26Z High-Speed Multilevel Wrapped-Select-Gate SONOS Memory Using a Novel Dynamic Threshold Source-Side-Injection (DTSSI) Programming Method Wang, Kuan-Ti; Chao, Tien-Sheng; Wu, Woei-Cherng; Chiang, Tsung-Yu; Wu, Yi-Hong; Yang, Wen-Luh; Lee, Chien-Hsing; Hsieh, Tsung-Min; Liou, Jhyy-Cheng; Wang, Shen-De; Chen, Tzu-Ping; Chen, Chien-Hung; Lin, Chih-Hung; Chen, Hwi-Huang
國立交通大學 2014-12-08T15:08:28Z Physical Mechanism of High-Programming-Efficiency Dynamic-Threshold Source-Side Injection in Wrapped-Select-Gate SONOS for NOR-Type Flash Memory Wang, Kuan-Ti; Chao, Tien-Sheng; Chiang, Tsung-Yu; Wu, Woei-Cherng; Kuo, Po-Yi; Wu, Yi-Hong; Lu, Yu-Lun; Liao, Chia-Chun; Yang, Wen-Luh; Lee, Chien-Hsing; Hsieh, Tsung-Min; Liou, Jhyy-Cheng; Wang, Shen-De; Chen, Tzu-Ping; Chen, Chien-Hung; Lin, Chih-Hung; Chen, Hwi-Huang
國立交通大學 2014-12-08T15:07:34Z Performance enhancement for strained HfO(2) nMOSFET with contact etch stop layer (CESL) under pulsed-IV measurement Wu, Woei-Cherng; Chao, Tien-Sheng; Chiu, Te-Hsin; Wang, Jer-Chyi; Lai, Chao-Sung; Ma, Ming-Wen; Lo, Wen-Cheng; Ho, Yi-Hsun
國立交通大學 2014-12-08T15:02:15Z The polarity dependence of ONO thickness for wrapped-select-gate (WSG) SONOS memory Wang, Kuan-Ti; Chao, Tien-Sheng; Wu, Woei-Cherng; Lai, Chao-Sung
國立成功大學 2007-03 Impact of high-k offset spacer in 65-nm node SOI devices Ma, Ming-Wen; Wu, Chien-Hung; Yang, Tsung-Yu; Kao, Kuo-Hsing; Wu, Woei-Cherng; Wang, Shui-Jinn; Chao, Tien-Sheng; Lei, Tan-Fu

Showing items 11-24 of 24  (1 Page(s) Totally)
1 
View [10|25|50] records per page