English  |  正體中文  |  简体中文  |  總筆數 :2875232  
造訪人次 :  54160122    線上人數 :  751
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"y l tseng"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 21-30 of 40  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 2003-11 Low-cost NTSC Digital Video Decoder Using 4θ-based DDFS C.C. Wang;Y.L. Tseng;C.C. Chen;C.S. Chen
國立中山大學 2003-09 A 1.25 GHz 32-bit tree-structured carry lookahead adder using modified ANT logic C.C. Wang; Y.L. Tseng; P.M. Lee; R.C. Lee; C.J. Huang
國立中山大學 2003-08 38.9 µW/MHz small-area digital I/O cell C.C. Wang;Y.L. Tseng;C.S. Chen;R. Hu
國立中山大學 2003-08 A 1.26ns access time current-mode sense amplifier design for SRAMs C.C. Wang;Y.L. Tseng;C.C. Li;R. Hu
國立中山大學 2003-08 58 MHz/V sensitivity CMOS voltage-to-frequency converter using a current-mode voltage window comparator C.C. Wang;Y.L. Tseng;C.C. Li;R. Hu
國立中山大學 2003-08 A phase-adjustable ROM-less direct digital frequency synthesizer with 41.66 MHz output frequency C.C. Wang;Y.L. Tseng;W.J. Lin;R. Hu
國立中山大學 2003-02 Switched-Current 3-bit CMOS Wideband Random Signal Generator C.C. Wang;Y.L. Tseng;H.C. Cheng;R. Hu
國立中山大學 2003 A 1.25 GHz 32-bit tree-structured carry lookahead adder using modified ANT logic C.C. Wang;Y.L. Tseng;P.M. Lee;R.C. Lee;C.J. Huang
國立中山大學 2002-05 A fast inner product processor implementation for multi-valued exponential bidirectional associative memories C.C. Wang;Y.L. Tseng;Y.P. Chen;C.J. Huang
中原大學 2001-9-24 DEM Analysis of the Effect of Particle Size Distribution on the Screening Process Tung, K. L.;C. H. Chang;Y. L. Tseng;

Showing items 21-30 of 40  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page