臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 50695683 Online Users : 210 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"y p chen"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 21-31 of 31 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立中山大學	2002	Design of an inter-plane circuit for clocked PLAs	C.C. Wang;Y.H. Hsueh;Y.T. Chien;Y.P. Chen
國立中山大學	2002	Bulk polymerization of styrene and 4-methylstyrene with Cp*Ti(OBu) 3 /MAO/TIBA Catalyst	Y.P. Chen;J.L. Hong
國立中山大學	2001-09	An area-saving 3-dimensional decoder structure for ROMs	C.C. Wang;Y.H. Hsueh;Y.P. Chen
亞洲大學	2001-01	A Theoretical Aspect of a Stochastic Sketching for Global Optimization	J.T. Horng;Y.P. Chen;C.Y. Kao
國立中山大學	2000-11	Design of an inner-product processor for hardware realization of multi-valued exponential bidirectional associative memory	C.C. Wang;C.J. Huang; Y.P. Chen
國立中山大學	2000-06	A practical load-optimized VCO design for low-jitter 5V 500 MHz digital phase-locked loop	C.C. Wang;Y.T. Chien;Y.P. Chen
國立中山大學	2000-05	Design of an inter-plane circuit for clocked PLAs	C.C. Wang;Y.T. Chien;Y.P. Chen
國立中山大學	2000	Design of an inner-product processor for hardware realization of multi-valued exponential bidirectional associative memory	C.C. Wang;C.J. Huang;Y.P. Chen
國立中山大學	2000	A practical load-optimized VCO design for low-jitter 5V 500 MHz digital phase-locked loop	C.C. Wang;Y.T. Chien;Y.P. Chen
國立中山大學	1999-06	A practical load-optimized VCO design for low-jitter 5V 500 MHz digital phase-locked loop	C.C. Wang;Y.T. Chien;Y.P. Chen
國立中山大學	1999-05	Power-saving fast half-swing inter-plane circuit for clocked PLAs	C.C. Wang;Y.T. Chien;Y.P. Chen

Showing items 21-31 of 31 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page