|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"yang chia hsiang"
Showing items 11-60 of 71 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
| 國立交通大學 |
2019-04-02T06:00:43Z |
A 1-V 2.6-mW Environmental Compensated Fully Integrated Nose-on-a-Chip
|
Chou, Ting-I; Chang, Kwuang-Han; Jhang, Jia-Yin; Chiu, Shih-Wen; Wang, Guoxing; Yang, Chia-Hsiang; Chiueh, Herming; Chen, Hsin; Hsieh, Chih-Cheng; Chang, Meng-Fan; Tang, Kea-Tiong |
| 國立交通大學 |
2019-04-02T06:00:29Z |
A Hardware-Scalable DSP Architecture for Beam Selection in mm-Wave MU-MIMO Systems
|
Yeh, Chun-Yu; Chu, Ting-Chung; Chen, Chiao-En; Yang, Chia-Hsiang |
| 國立交通大學 |
2019-04-02T06:00:26Z |
Iterative Inter-Cell Interference Cancellation Receiver for LDPC-Coded MIMO Systems
|
Sun, Wei-Cheng; Chen, Yan-Tong; Yang, Chia-Hsiang; Ueng, Yeong-Luh |
| 國立交通大學 |
2019-04-02T06:00:26Z |
An Integrated Message-Passing Detector and Decoder for Polar-Coded Massive MU-MIMO Systems
|
Chen, Yan-Tong; Sun, Wei-Cheng; Cheng, Chung-Chao; Tsai, Tsung-Lin; Ueng, Yeong-Luh; Yang, Chia-Hsiang |
| 國立交通大學 |
2019-04-02T05:59:57Z |
A 135-mW Fully Integrated Data Processor for Next-Generation Sequencing
|
Wu, Yi-Chung; Chang, Chia-Hua; Hung, Jui-Hung; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-08-21T05:57:15Z |
A 501mW 7.61Gb/s Integrated Message-Passing Detector and Decoder for Polar-Coded Massive MIMO Systems
|
Chen, Yan-Tong; Cheng, Chung-Chao; Tsai, Tsung-Lin; Sun, Wei-Cheng; Ueng, Yeong-Luh; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-08-21T05:57:14Z |
A Bone-Guided Cochlear Implant CMOS Microsystem Preserving Acoustic Hearing
|
Qian, Xin-Hong; Wu, Yi-Chung; Yang, Tzu-Yi; Cheng, Cheng-Hsiang; Chu, Hsing-Chien; Cheng, Wan-Hsueh; Yen, Ting-Yang; Lin, Tsu-Han; Lin, Yung-Jen; Lee, Yu-Chi; Chang, Jia-Heng; Lin, Shih-Ting; Li, Shang-Hsuan; Wu, Tsung-Chen; Huang, Chien-Chang; Lee, Chia-Fone; Yang, Chia-Hsiang; Hung, Chung-Chih; Chi, Tai-Shih; Liu, Chien-Hao; Ker, Ming-Dou; Wu, Chung-Yu |
| 國立交通大學 |
2018-08-21T05:57:00Z |
Integration of Energy-Recycling Logic and Wireless Power Transfer for Ultra-Low-Power Implantables
|
Lin, Hsin-Tzu; Wu, Yi-Chung; Hsieh, Ping-Hsuan; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-08-21T05:56:47Z |
A 135mW Fully Integrated Data Processor for Next-Generation Sequencing
|
Wu, Yi-Chung; Hung, Jui-Hung; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-08-21T05:56:44Z |
Design of a 0.5V 1.68mW Nose-on-a-Chip for Rapid Screen of Chronic Obstructive Pulmonary Disease
|
Chou, Ting-I; Chiu, Shih-Wen; Chang, Kwuang-Han; Chen, Yi-Ju; Tang, Chen-Ting; Shih, Chung-Hung; Hsieh, Chih-Cheng; Chang, Meng-Fan; Yang, Chia-Hsiang; Chiueh, Herming; Tang, Kea-Tiong |
| 國立交通大學 |
2018-08-21T05:56:32Z |
A Hardware-Efficient VLSI Architecture for Hybrid Sphere-MCMC Detection
|
Yuan, Fang-Li; Yang, Chia-Hsiang; Markovic, Dejan |
| 國立交通大學 |
2018-01-24T07:42:55Z |
應用於超低功耗生醫植入式裝置之可回收能量邏輯及無線功率傳輸系統整合
|
林欣慈; 楊家驤; Lin, Hsin-Tzu; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-01-24T07:41:09Z |
應用於次世代定序之高速資料處理器設計與實現
|
吳易忠; 楊家驤; Wu, Yi-Chung; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-01-24T07:41:02Z |
應用於閉迴路神經調節系統具主動學習功能之機器學習處理器設計與實現
|
黃碩安; 楊家驤; Huang, Shuo-An; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-01-24T07:40:06Z |
應用於人工耳蝸具頻譜變化加強之語音訊號處理器設計與實現
|
林詠仁; 楊家驤; Lin, Yung-Jen; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-01-24T07:39:33Z |
具穿隧式電晶體與金氧半場效電晶體異質結構之超低能耗數位邏輯與非同步電路設計
|
洪若翰; 楊家驤; Hung, Jo-Han; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-01-24T07:39:03Z |
適用於多重天線系統之廣義幾何平均分解處理器
|
江芷瑄; 楊家驤; Chiang, Chih-Hsuan; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-01-24T07:39:00Z |
穿隧式電晶體與金氧半場效電晶體異質結構之非同步可程式邏輯陣列設計
|
楊智文; 楊家驤; Yang, Chih-Wen; Yang, Chia-Hsiang |
| 國立交通大學 |
2018-01-24T07:39:00Z |
適用於巨量天線系統之整合訊息傳遞偵測與極化碼解碼接收機
|
陳彥同; 楊家驤; Chen, Yan-Tong; Yang, Chia-Hsiang |
| 國立交通大學 |
2017-04-21T06:56:39Z |
sBWT: memory efficient implementation of the hardware-acceleration-friendly Schindler transform for the fast biological sequence mapping
|
Chang, Chia-Hua; Chou, Min-Te; Wu, Yi-Chung; Hong, Ting-Wei; Li, Yun-Lung; Yang, Chia-Hsiang; Hung, Jui-Hung |
| 國立交通大學 |
2017-04-21T06:56:36Z |
A Flexible Geometric Mean Decomposition Processor for MIMO Communication Systems
|
Tsai, Yu-Cheng; Chen, Chiao-En; Yang, Chia-Hsiang |
| 國立交通大學 |
2017-04-21T06:56:28Z |
A Standard-Cell-Design-Flow Compatible Energy-Recycling Logic With 70% Energy Saving
|
Lee, Cheng-Yen; Hsieh, Ping-Hsuan; Yang, Chia-Hsiang |
| 國立交通大學 |
2017-04-21T06:49:12Z |
A 794Mbps 135mW Iterative Detection and Decoding Receiver for 4x4 LDPC-Coded MIMO Systems in 40nm
|
Wu, Wei-Hsuan; Sun, Wei-Cheng; Yang, Chia-Hsiang; Ueng, Yeong-Luh |
| 國立交通大學 |
2017-04-21T06:49:02Z |
A 98.6 mu W Acoustic Signal Processor for Fully-Implantable Cochlear Implants
|
Liu, Hao-Min; Lin, Yung-Jen; Lee, Yu-Chi; Lee, Cheng-Yen; Yang, Chia-Hsiang |
| 國立交通大學 |
2017-04-21T06:49:00Z |
ERROR-RESILIENT SEQUENTIAL CELLS WITH SUCCESSIVE TIME BORROWING FOR STOCHASTIC COMPUTING
|
Liu, Wei-Chang; Chan, Ching-Da; Huang, Shuo-An; Lo, Chi-Wei; Yang, Chia-Hsiang; Jou, Shyh-Jye |
| 國立交通大學 |
2017-04-21T06:48:25Z |
An Energy-Efficient VLSI Architecture for Cognitive Radio Wideband Spectrum Sensing
|
Yu, Tsung-Han; Yang, Chia-Hsiang; Markovic, Dejan; Cabric, Danijela |
| 國立交通大學 |
2016-03-28T00:05:45Z |
A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic SoC for Real-Time Epileptic Seizure Control
|
Chen, Wei-Ming; Chiueh, Herming; Chen, Tsan-Jieh; Ho, Chia-Lun; Jeng, Chi; Chang, Shun-Ting; Ker, Ming-Dou; Lin, Chun-Yu; Huang, Ya-Chun; Chou, Chia-Wei; Fan, Tsun-Yuan; Cheng, Ming-Seng; Liang, Sheng-Fu; Chien, Tzu-Chieh; Wu, Sih-Yen; Wang, Yu-Lin; Shaw, Fu-Zen; Huang, Yu-Hsing; Yang, Chia-Hsiang; Chiou, Jin-Chern; Chang, Chih-Wei; Chou, Lei-Chun; Wu, Chung-Yu |
| 國立交通大學 |
2015-11-26T00:56:22Z |
標準元件數位流程相容之能量回收電路設計與實作
|
李承晏; Lee, Cheng-Yen; 楊家驤; 謝秉璇; Yang, Chia-Hsiang; Hsieh, Ping-Hsuan |
| 國立交通大學 |
2015-11-26T00:55:07Z |
應用於骨導式人工耳蝸之低功耗聲音訊號處理器設計與實作
|
劉浩皿; Liu, Hao-Min; 楊家驤; Yang, Chia-Hsiang |
| 國立交通大學 |
2015-07-21T11:20:40Z |
A Fully Integrated Nose-on-a-Chip for Rapid Diagnosis of Ventilator-Associated Pneumonia
|
Chiu, Shih-Wen; Wang, Jen-Huo; Chang, Kwuang-Han; Chang, Ting-Hau; Wang, Chia-Min; Chang, Chia-Lin; Tang, Chen-Ting; Chen, Chien-Fu; Shih, Chung-Hung; Kuo, Han-Wen; Wang, Li-Chun; Chen, Hsin; Hsieh, Chih-Cheng; Chang, Meng-Fan; Liu, Yi-Wen; Chen, Tsan-Jieh; Yang, Chia-Hsiang; Chiueh, Herming; Shyu, Juyo-Min; Tang, Kea-Tiong |
| 國立交通大學 |
2015-07-21T08:31:29Z |
A 0.5V 1.27mW Nose-on-a-Chip for Rapid Diagnosis of Ventilator-Associated Pneumonia
|
Tang, Kea-Tiong; Chiu, Shih-Wen; Shih, Chung-Hung; Chang, Chia-Ling; Yang, Chia-Min; Yao, Da-Jeng; Wang, Jen-Huo; Huang, Chien-Ming; Chen, Hsin; Chang, Kwuang-Han; Hsieh, Chih-Cheng; Chang, Ting-Hau; Chang, Meng-Fan; Wang, Chia-Min; Liu, Yi-Wen; Chen, Tsan-Jieh; Yang, Chia-Hsiang; Chiueh, Herming; Shyu, Jyuo-Min |
| 國立交通大學 |
2015-07-21T08:29:27Z |
A Systolic Array Based GTD Processor With a Parallel Algorithm
|
Yang, Chia-Hsiang; Chou, Chun-Wei; Hsu, Chia-Shen; Chen, Chiao-En |
| 國立交通大學 |
2015-07-21T08:29:15Z |
An 81.6 mu W FastICA Processor for Epileptic Seizure Detection
|
Yang, Chia-Hsiang; Shih, Yi-Hsin; Chiueh, Herming |
| 國立交通大學 |
2015-07-21T08:28:38Z |
AN EXPERIMENTAL COMPARISON OF DIRECTLY AND INDIRECTLY DERIVED MODULATION TRANSFER FUNCTIONS
|
Yang, Chia-Hsiang; Wang, Shue-Chia; Shih, Peter T. Y.; Lee, Pei-Shan; Liu, Jeng-Lun |
| 國立交通大學 |
2015-07-21T08:28:35Z |
An Iterative Geometric Mean Decomposition Algorithm for MIMO Communications Systems
|
Chen, Chiao-En; Tsai, Yu-Cheng; Yang, Chia-Hsiang |
| 國立交通大學 |
2014-12-13T10:49:46Z |
開發新式骨導式人工耳蝸---子計畫三：骨導式人工耳蝸之可程式化低能耗數位訊號處理器設計( III )
|
楊家驤; Yang Chia-Hsiang |
| 國立交通大學 |
2014-12-13T10:49:46Z |
總量5Gbps等級之第五代行動通訊傳收系統與關鍵晶片設計技術---子計畫六：非正交多載波系統具全雙工收發之遞迴解碼器設計( I )
|
楊家驤; Yang Chia-Hsiang |
| 國立交通大學 |
2014-12-13T10:42:27Z |
可程式化生醫訊號量測之低能耗數位訊號處理核心
|
楊家驤; Yang Chia-Hsiang |
| 國立交通大學 |
2014-12-13T10:41:24Z |
開發新式骨導式人工耳蝸-子計畫三：骨導式人工耳蝸之可程式化低能耗數位訊號處理器設計( I )
|
楊家驤; Yang Chia-Hsiang |
| 國立交通大學 |
2014-12-13T10:32:36Z |
開發新式骨導式人工耳蝸---子計畫三：骨導式人工耳蝸之可程式化低能耗數位訊號處理器設計( II )
|
楊家驤; Yang Chia-Hsiang |
| 國立交通大學 |
2014-12-12T02:45:32Z |
一個超低電壓抗錯有限脈衝濾波器
|
羅其偉; Lo, Chi-Wei; 楊家驤; Yang, Chia-Hsiang |
| 國立交通大學 |
2014-12-12T02:45:31Z |
60 GHz頻帶室內無線數位基頻接收機及具時序錯誤容忍功能電路之設計
|
劉瑋昌; Liu, Wei-Chang; 周世傑; 楊家驤; Jou, Shyh-Jye; Yang, Chia-Hsiang |
| 國立交通大學 |
2014-12-12T02:45:31Z |
一個具平行化演算法之廣義上三角分解處理器
|
周俊瑋; Chou, Chun-Wei; 楊家驤; Yang, Chia-Hsiang |
| 國立交通大學 |
2014-12-12T02:45:31Z |
適用於多天線系統之幾何平均值分解處理器
|
蔡雨澄; Tsai, Yu-Cheng; 楊家驤; Yang, Chia-Hsiang |
| 國立交通大學 |
2014-12-08T15:36:49Z |
A 5.4 mu W Soft-Decision BCH Decoder for Wireless Body Area Networks
|
Yang, Chia-Hsiang; Huang, Ting-Ying; Li, Mao-Ruei; Ueng, Yeong-Luh |
| 國立交通大學 |
2014-12-08T15:36:49Z |
A Fully Parallel LDPC Decoder Architecture Using Probabilistic Min-Sum Algorithm for High-Throughput Applications
|
Cheng, Chung-Chao; Yang, Jeng-Da; Lee, Huang-Chang; Yang, Chia-Hsiang; Ueng, Yeong-Luh |
| 國立交通大學 |
2014-12-08T15:33:56Z |
A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control
|
Chen, Wei-Ming; Chiueh, Herming; Chen, Tsan-Jieh; Ho, Chia-Lun; Jeng, Chi; Ker, Ming-Dou; Lin, Chun-Yu; Huang, Ya-Chun; Chou, Chia-Wei; Fan, Tsun-Yuan; Cheng, Ming-Seng; Hsin, Yue-Loong; Liang, Sheng-Fu; Wang, Yu-Lin; Shaw, Fu-Zen; Huang, Yu-Hsing; Yang, Chia-Hsiang; Wu, Chung-Yu |
| 國立交通大學 |
2014-12-08T15:33:12Z |
Power and Area Reduction in Multi-Stage Addition Using Operand Segmentation
|
Chan, Ching-Da; Liu, Wei-Chang; Yang, Chia-Hsiang; Jou, Shyh-Jye |
| 國立交通大學 |
2014-12-08T15:31:59Z |
A hierarchical approach for online temporal lobe seizure detection in long-term intracranial EEG recordings
|
Liang, Sheng-Fu; Chen, Yi-Chun; Wang, Yu-Lin; Chen, Pin-Tzu; Yang, Chia-Hsiang; Chiueh, Herming |
| 國立交通大學 |
2014-12-08T15:30:54Z |
Hardware-Efficient EVD Processor Architecture in FastICA for Epileptic Seizure Detection
|
Shih, Yi-Hsin; Chen, Tsan-Jieh; Yang, Chia-Hsiang; Chiueh, Herming |
Showing items 11-60 of 71 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
|
