English  |  正體中文  |  简体中文  |  总笔数 :2827024  
造访人次 :  32058346    在线人数 :  1099
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"yang chia lin"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 96-120 / 190 (共8页)
<< < 1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2012 A cycle-level SIMT-GPU simulation framework. Wang, Po-Han; Lo, Chien-Wei; Yang, Chia-Lin; Cheng, Yu-Jung; CHIA-LIN YANG
臺大學術典藏 2012 Age-based PCM wear leveling with nearly zero search cost. Chen, Chi-Hao; Hsiu, Pi-Cheng; Kuo, Tei-Wei; Yang, Chia-Lin; Wang, Cheng-Yuan Michael; TEI-WEI KUO
國立成功大學 2011-08-05 探討Twist Snail Slug和E-cadherin於癌化過程及葡萄糖代謝在子宮頸癌扮演的角色 楊佳霖; Yang, Chia-Lin
國立成功大學 2010-06-09 車內視線高低影響乘坐者情緒變化之研究 楊佳霖; Yang, Chia-Lin
臺大學術典藏 2010 PM-COSYN: PE and memory co-synthesis for MPSoCs. Yang, Chia-Lin; Chen, Yi-Jung; Chen, Yi-Jung;Yang, Chia-Lin;Wang, Po-Han; Wang, Po-Han; CHIA-LIN YANG
臺大學術典藏 2010 Dynamic thermal management for networked embedded systems under harsh ambient temperature variation. Chang, Naehyuck; CHIA-LIN YANG; Yang, Chia-Lin; Kim, Younghyun; Shin, Donghwa; Chen, Jian-Jia; Park, Sangyoung; Park, Sangyoung;Chen, Jian-Jia;Shin, Donghwa;Kim, Younghyun;Yang, Chia-Lin;Chang, Naehyuck
國立臺灣大學 2009-12 A Multi-core Architecture Based Parallel Framework for H.264/AVC Deblocking Wang, Sung-Wen; Yang, Shu-Sian; Chen, Hong-Ming; Yang, Chia-Lin; Wu, Ja-Ling
臺大學術典藏 2009-12 A Multi-core Architecture Based Parallel Framework for H.264/AVC Deblocking Wang, Sung-Wen; Yang, Shu-Sian; Chen, Hong-Ming; Yang, Chia-Lin; Wu, Ja-Ling; Wang, Sung-Wen; Yang, Shu-Sian; Chen, Hong-Ming; Yang, Chia-Lin; Wu, Ja-Ling
國立臺灣大學 2009 An Architectural Co-Synthesis Algorithm for Energy-Aware Network-on-Chip Design Chen, Yi-Jung; Yang, Chia-Lin; Chang, Yen-Sheng
國立臺灣大學 2009 A Predictive Shutdown Technique for GPU Shader Processors Wang, Po-Han; Chen, Yen-Ming; Yang, Chia-Lin; Cheng, Yu-Jung
國立臺灣大學 2009 Content-Aware Energy Prediction for Video Streaming in Mobile Devices Li, Yi-Chan; Li, Hisu-Hsien; Li, Han-Lin; Yang, Chia-Lin
臺大學術典藏 2009 An Architectural Co-Synthesis Algorithm for Energy-Aware Network-on-Chip Design Chen, Yi-Jung; Yang, Chia-Lin; Chang, Yen-Sheng; Chen, Yi-Jung; Yang, Chia-Lin; Chang, Yen-Sheng
國立臺灣大學 2008 Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs Lin, Chung-Wei; Chen, Szu-Yu; Li, Chi-Feng; Chang, Yao-Wen; Yang, Chia-Lin
國立臺灣大學 2008 Energy-Aware Flash Memory Management in Virtual Memory System Li, Han-Lin; Yang, Chia-Lin; Tseng, Hung-Wei
國立臺灣大學 2008 BioRoute: A Network-Flow Based Routing Algorithm for the Synthesis of Digital Microfluidic Biochips Yuh, Ping-Hung; Yang, Chia-Lin; Chang, Yao-Wen
國立臺灣大學 2008 A Multi-core Architecture Based Parallel Framework for H.264/AVC Deblocking Filters Wang, Sung-Wen; Yang, Shu-Sian; Chen, Hong-Ming; Yang, Chia-Lin; Wu, Ja-Ling
國立臺灣大學 2008 A progressive-ILP based routing algorithm for cross-referencing biochips Yuh, Ping-Hung; Sapatnekar, S.; Yang, Chia-Lin; Chang, Yao-Wen
國立臺灣大學 2008 TunableVP: A Tunable Virtual Platform for Easy SoC Design Space Exploration Lin, Ye-Jyun; Chen, Yi-Jung; Huang, Chin-Chie; Lin, Tzu-Ching; Chi, Jaw-Wei; Yang, Chia-Lin
臺大學術典藏 2008 Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs Lin, Chung-Wei; Chen, Szu-Yu; Li, Chi-Feng; Chang, Yao-Wen; Yang, Chia-Lin; Lin, Chung-Wei; Chen, Szu-Yu; Li, Chi-Feng; Chang, Yao-Wen; Yang, Chia-Lin
臺大學術典藏 2008 Obstacle-avoiding rectilinear Steiner tree construction based on spanning graphs Li, Chi-Feng; Chang, Yao-Wen; Yang, Chia-Lin; CHUNG-WEI LIN; Chen, Szu-Yu; Lin, Chung-Wei
中原大學 2007-11 飛彈火箭武器研發資源整合下之產能規劃系統動態模擬評估研究 A Study of Dynamic Capacity Planning with Integrated Resource for Weapon Production 陳建良;林建鑫;陳國晃;陳佳雯;楊家霖;何淑評; Chen, James C.;Lin, Chien-Hsin;Chen, Kou-Huang;Chen, Chia-Wen;Yang, Chia-Lin;He, Shu-Ping
中原大學 2007-11 武器系統之產能規劃研究 A Study of Capacity Planning for Weapon Production 陳建良;林建鑫;陳國晃;陳佳雯;楊家霖;何淑評 ;Chen, James C.;Lin, Chien-Hsin;Chen, Kou-Huang;Chen, Chia-Wen;Yang, Chia-Lin;He, Shu-Ping
國立臺灣大學 2007 Temporal floorplanning using the three-dimensional transitive closure subGraph Yuh, Ping-Hung; Yang, Chia-Lin; Chang, Yao-Wen
國立臺灣大學 2007 Placement of defect-tolerant digital microfluidic biochips using the T-tree formulation Yuh, Ping-Hung; Yang, Chia-Lin; Chang, Yao-Wen
國立臺灣大學 2007 Temporal Floorplanning Using the Three Dimensional Transitive Closure SubGraph Yuh, Ping-Hung; Yang, Chia-Lin; Chang, Yao-Wen

显示项目 96-120 / 190 (共8页)
<< < 1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目