English  |  正體中文  |  简体中文  |  2823024  
???header.visitor??? :  30225731    ???header.onlineuser??? :  819
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"yang shyh chyi"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-6 of 6  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-16T06:15:25Z DISTURB-FREE STATIC RANDOM ACCESS MEMORY CELL Chuang Ching-Te; Yang Hao-I; Lin Jihi-Yu; Yang Shyh-Chyi; Tu Ming-Hsien; Hwang Wei; Jou Shyh-Jye; Lee Kun-Ti; Li Hung-Yu
國立交通大學 2014-12-16T06:14:10Z Disturb-free static random access memory cell Chuang Ching-Te; Yang Hao-I; Lin Jihi-Yu; Yang Shyh-Chyi; Tu Ming-Hsien; Hwang Wei; Jou Shyh-Jye; Lee Kun-Ti; Li Hung-Yu
國立交通大學 2014-12-12T01:27:20Z 低功率8T靜態隨機存取記憶體和次臨界多埠暫存器的設計與實現 楊仕祺; Yang, Shyh-Chyi; 黃威; Hwang, Wei
國立交通大學 2014-12-08T15:33:15Z Impacts of NBTI/PBTI on Timing Control Circuits and Degradation Tolerant Design in Nanoscale CMOS SRAM Yang, Hao-I.; Yang, Shyh-Chyi; Hwang, Wei; Chuang, Ching-Te
國立交通大學 2014-12-08T15:25:40Z TIMING CONTROL DEGRADATION AND NBTI/PBTI TOLERANT DESIGN FOR WRITE-REPLICA CIRCUIT IN NANOSCALE CMOS SRAM Yang, Shyh-Chyi; Yang, Hao-I; Chuang, Ching-Te; Hwang, Wei
國立交通大學 2014-12-08T15:25:25Z A MICRO-WATT MULTI-PORT REGISTER FILE WITH WIDE OPERATING VOLTAGE RANGE Yang, Shyh-Chyi; Yang, Hao-I; Hwang, Wei

Showing items 1-6 of 6  (1 Page(s) Totally)
1 
View [10|25|50] records per page