|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52778780
線上人數 :
605
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"yang zhong lan"的相關文件
顯示項目 1-7 / 7 (共1頁)
1
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2018-09-10T03:43:43Z |
Hardware-efficient architecture design of tree-depth scanning and multiple quantization scheme for MPEG-4 still texture coding
|
Chang, Hao-Chieh; Yang, Zhong-Lan; Lian, Chung-Jr; Chen, Liang-Gee; LIANG-GEE CHEN |
| 臺大學術典藏 |
2018-09-10T03:25:55Z |
Programmable VLSI architecture for 2-D discrete wavelet transform
|
Chen, Liang-Gee; LIANG-GEE CHEN; Chen, Chien-Yu; Yang, Zhong-Lan; Wang, Tu-Chih |
| 國立臺灣大學 |
2003 |
Hardware-Efficient Architecture Design for Zerotree Coding in MPEG-4 Still Texture Coder
|
Lian, Chung-Jr; Yang, Zhong-Lan; Chang, Hao-Chieh; Chen, Liang-Gee |
| 國立臺灣大學 |
2001-05 |
Hardware-efficient architecture design of tree-depth scanning and multiple quantization scheme for MPEG-4 still texture coding
|
Chang, Hao-Chieh; Yang, Zhong-Lan; Lian, Chung-Jr; Chen, Liang-Gee |
| 國立臺灣大學 |
2001 |
A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform
|
Chen, Chien-Yu; Yang, Zhong-Lan; Wang, Tu-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2000-05 |
A programmable VLSI architecture for 2-D discrete wavelet transform
|
Chen, Chien-Yu; Yang, Zhong-Lan; Wang, Tu-Chih; Chen, Liang-Gee |
| 臺大學術典藏 |
2000-05 |
A programmable VLSI architecture for 2-D discrete wavelet transform
|
Chen, Chien-Yu; Yang, Zhong-Lan; Wang, Tu-Chih; Chen, Liang-Gee; Chen, Chien-Yu; Yang, Zhong-Lan; Wang, Tu-Chih; Chen, Liang-Gee |
顯示項目 1-7 / 7 (共1頁)
1
每頁顯示[10|25|50]項目
|
