臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"yao wen chang"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 91-115 of 348 (14 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2018-09-10T14:57:59Z	NTUplace4h: A novel routability-driven placement algorithm for hierarchical mixed-size circuit designs	Hsu, M.-K.;Chen, Y.-F.;Huang, C.-C.;Chou, S.;Lin, T.-H.;Chen, T.-C.;Chang, Y.-W.; Hsu, M.-K.; Chen, Y.-F.; Huang, C.-C.; Chou, S.; Lin, T.-H.; Chen, T.-C.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T14:57:59Z	Nonuniform multilevel analog routing with matching constraints	Ou, H.-C.;Chien, H.-C.C.;Chang, Y.-W.; Ou, H.-C.; Chien, H.-C.C.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T14:57:59Z	Functional ECO using metal-configurable gate-array spare cells	Chang, H.-Y.;Jiang, I.H.-R.;Chang, Y.-W.; Chang, H.-Y.; Jiang, I.H.-R.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T14:57:59Z	Buffered clock tree synthesis considering self-heating effects	Lin, C.-W.;Hsu, T.-H.;Shih, X.-W.;Chang, Y.-W.; Lin, C.-W.; Hsu, T.-H.; Shih, X.-W.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T14:57:59Z	A novel layout decomposition algorithm for triple patterning lithography	Fang, S.-Y.;Chang, Y.-W.;Chen, W.-Y.; Fang, S.-Y.; Chang, Y.-W.; Chen, W.-Y.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:08Z	Escape routing for staggered-pin-array PCBs	Lee, H.-C.; Chang, Y.-W.; YAO-WEN CHANG; Ho, Y.-K.; Ho, Y.-K.;Lee, H.-C.;Chang, Y.-W.
臺大學術典藏	2018-09-10T09:48:08Z	ECO optimization using metal-configurable gate-array spare cells	Chang, H.-Y.;Jiang, I.H.-R.;Chang, Y.-W.; Chang, H.-Y.; Jiang, I.H.-R.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:08Z	Double patterning lithography-aware analog placement	Chien, H.-C.C.;Ou, H.-C.;Chen, T.-C.;Kuan, T.-Y.;Chang, Y.-W.; Chien, H.-C.C.; Ou, H.-C.; Chen, T.-C.; Kuan, T.-Y.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:08Z	Coupling-Aware length-ratio-matching routing for capacitor arrays in analog integrated circuits	Ho, K.-H.;Ou, H.-C.;Chang, Y.-W.;Tsao, H.-F.; Ho, K.-H.; Ou, H.-C.; Chang, Y.-W.; Tsao, H.-F.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:08Z	An efficient and effective analytical placer for FPGAs	YAO-WEN CHANG; Chang, Y.-W.; Banerjee, P.; Lin, T.-H.; Lin, T.-H.;Banerjee, P.;Chang, Y.-W.
臺大學術典藏	2018-09-10T09:48:07Z	Stitch-aware routing for multiple e-beam lithography	Fang, S.-Y.;Liu, I.-J.;Chang, Y.-W.; Fang, S.-Y.; Liu, I.-J.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	Layer minimization in escape routing for staggered-pin-array PCBs	Ho, Y.-K.;Shih, X.-W.;Chang, Y.-W.;Cheng, C.-K.; Ho, Y.-K.; Shih, X.-W.; Chang, Y.-W.; Cheng, C.-K.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	TSV-aware analytical placement for 3-D IC designs based on a novel weighted-average wirelength model	Hsu, M.-K.;Balabanov, V.;Chang, Y.-W.; Hsu, M.-K.; Balabanov, V.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	Technical perspective: Circuit placement challenges	Chang, Y.-W.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	Symmetrical buffered clock-tree synthesis with supply-voltage alignment	Shih, X.-W.;Hsu, T.-H.;Lee, H.-C.;Chang, Y.-W.;Chao, K.-Y.; Shih, X.-W.; Hsu, T.-H.; Lee, H.-C.; Chang, Y.-W.; Chao, K.-Y.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	Simultaneous OPC- and CMP-aware routing based on accurate closed-form modeling	Fang, S.-Y.;Lin, C.-W.;Liao, G.-W.;Chang, Y.-W.; Fang, S.-Y.; Lin, C.-W.; Liao, G.-W.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	Simultaneous analog placement and routing with current flow and current density considerations	Ou, H.-C.;Chien, H.-C.C.;Chang, Y.-W.; Ou, H.-C.; Chien, H.-C.C.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	Routability-driven placement for hierarchical mixed-size circuit designs	Hsu, M.-K.;Chen, Y.-F.;Huang, C.-C.;Chen, T.-C.;Chang, Y.-W.; Hsu, M.-K.; Chen, Y.-F.; Huang, C.-C.; Chen, T.-C.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	Multiple chip planning for chip-interposer codesign	Ho, Y.-K.;Chang, Y.-W.; Ho, Y.-K.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:48:07Z	Graph-based subfield scheduling for electron-beam photomask fabrication	Fang, S.-Y.;Chen, W.-Y.;Chang, Y.-W.; Fang, S.-Y.; Chen, W.-Y.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:24:00Z	Correlation effects of π electrons on the band structures of conjugated polymers using the self-consistent GW approximation with vertex corrections	Yao-Wen Chang; Bih-Yaw Jin; Yao-Wen Chang; Bih-Yaw Jin; BIH-YAW JIN
臺大學術典藏	2018-09-10T09:22:26Z	Non-uniform multilevel analog routing with matching constraints	Ou, H.-C.; Chien, H.-C.C.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:22:26Z	Native-conflict and stitch-aware wire perturbation for double patterning technology	Fang, S.-Y.; Chen, S.-Y.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:22:26Z	Graph-based subfield scheduling for electron-beam photomask fabrication	Fang, S.-Y.; Chen, W.-Y.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏	2018-09-10T09:22:26Z	Fast timing-model independent buffered clock-tree synthesis	Shih, X.-W.; Chang, Y.-W.; YAO-WEN CHANG

Showing items 91-115 of 348 (14 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 总笔数 :0
	造访人次 : 52901510 在线人数 : 880 教育部委托研究计画计画执行:国立台湾大学图书馆