|
"yao wen chang"的相關文件
顯示項目 131-155 / 348 (共14頁)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2018-09-10T08:42:38Z |
An EOS-Free PNP-enhanced cascoded NMOSFET structure for high voltage application
|
Wang, S.-Y.;Chang, Y.-W.;Chen, Y.-Y.;He, C.-W.;Wu, G.-W.;Lu, T.-C.;Chen, K.-C.;Lu, C.-Y.; Wang, S.-Y.; Chang, Y.-W.; Chen, Y.-Y.; He, C.-W.; Wu, G.-W.; Lu, T.-C.; Chen, K.-C.; Lu, C.-Y.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:37Z |
Simultaneous functional and timing ECO
|
Chang, H.-Y.;Jiang, I.H.-R.;Chang, Y.-W.; Chang, H.-Y.; Jiang, I.H.-R.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:37Z |
Routability-driven analytical placement for mixed-size circuit designs
|
Hsu, M.-K.;Chou, S.;Lin, T.-H.;Chang, Y.-W.; Hsu, M.-K.; Chou, S.; Lin, T.-H.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:37Z |
Pulsed-latch aware placement for timing-integrity optimization
|
Chuang, Y.-L.;Kim, S.;Shin, Y.;Chang, Y.-W.; Chuang, Y.-L.; Kim, S.; Shin, Y.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:37Z |
Proceedings of the International Symposium on Physical Design: Foreword
|
Chang, Y.-W.;Hu, J.; Chang, Y.-W.; Hu, J.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:37Z |
PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs
|
Chuang, Y.-L.;Lin, H.-T.;Ho, T.-Y.;Chang, Y.-W.;Marculescu, D.; Chuang, Y.-L.; Lin, H.-T.; Ho, T.-Y.; Chang, Y.-W.; Marculescu, D.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:37Z |
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems: Guest Editorial
|
Saxena, P.;Chang, Y.-W.; Saxena, P.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:36Z |
Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs
|
Chuang, Y.-L.;Lee, P.-W.;Chang, Y.-W.; Chuang, Y.-L.; Lee, P.-W.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:36Z |
TSV-aware analytical placement for 3D IC designs
|
Hsu, M.-K.;Chang, Y.-W.;Balabanov, V.; Hsu, M.-K.; Chang, Y.-W.; Balabanov, V.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:36Z |
Timing ECO optimization via B?zier curve smoothing and fixability identification
|
Chang, H.-Y.;Jiang, I.H.-R.;Chang, Y.-W.; Chang, H.-Y.; Jiang, I.H.-R.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:42:36Z |
Thermal-driven analog placement considering device matching
|
YAO-WEN CHANG; Chang, Y.-W.; Wong, M.D.F.; Lin, M.P.-H.; Zhang, H.; Lin, M.P.-H.;Zhang, H.;Wong, M.D.F.;Chang, Y.-W. |
| 臺大學術典藏 |
2018-09-10T08:42:36Z |
Simultaneous layout migration and decomposition for double patterning technology
|
Hsu, C.-H.;Chang, Y.-W.;Nassif, S.R.; Hsu, C.-H.; Chang, Y.-W.; Nassif, S.R.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:39:31Z |
A SAT-based routing algorithm for cross-referencing biochips
|
Yuh, P.-H.;Lin, C.C.-Y.;Huang, T.-W.;Ho, T.-Y.;Yang, C.-L.;Chang, Y.-W.; Yuh, P.-H.; Lin, C.C.-Y.; Huang, T.-W.; Ho, T.-Y.; Yang, C.-L.; Chang, Y.-W.; YAO-WEN CHANG; CHIA-LIN YANG |
| 臺大學術典藏 |
2018-09-10T08:19:13Z |
TRECO: Dynamic Technology Remapping for Timing Engineering Change Orders
|
Kuan-Hsien Ho;Jie-Hong R. Jiang;Yao-Wen Chang; Kuan-Hsien Ho; Jie-Hong R. Jiang; Yao-Wen Chang; YAO-WEN CHANG; JIE-HONG JIANG |
| 臺大學術典藏 |
2018-09-10T08:17:03Z |
Effect of Broken Symmetry on the First Hyperpolarizability of a Centrosymmetric Molecule with an Application to Furan-Containing [2.2]Cyclophandiene
|
Yao-Wen Chang;Bih-Yaw Jin; Yao-Wen Chang; Bih-Yaw Jin; Chang, Yao-Wen; BIH-YAW JIN |
| 臺大學術典藏 |
2018-09-10T08:14:58Z |
ECO timing optimization using spare cells and technology remapping
|
Ho, K.-H.; Chen, Y.-P.; Fang, J.-W.; Chang, Y.-W.; Ho, K.-H.; Chen, Y.-P.; Fang, J.-W.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:58Z |
Design-hierarchy aware mixed-size placement for routability optimization
|
Chuang, Y.-L.; Nam, G.-J.; Alpert, C.J.; Chang, Y.-W.; Roy, J.; Viswanathan, N.; Chuang, Y.-L.; Nam, G.-J.; Alpert, C.J.; Chang, Y.-W.; Roy, J.; Viswanathan, N.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:58Z |
Density gradient minimization with coupling-constrained dummy fill for CMP control
|
Chen, H.-Y.; Chou, S.-J.; Chang, Y.-W.; Chen, H.-Y.; Chou, S.-J.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:58Z |
Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips
|
Lin, C.C.-Y.; Chang, Y.-W.; Lin, C.C.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:58Z |
Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization
|
Shih, X.-W.; Cheng, C.-C.; Ho, Y.-K.; Chang, Y.-W.; Shih, X.-W.; Cheng, C.-C.; Ho, Y.-K.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:58Z |
Area-I/O flip-chip routing for chip-package co-design considering signal skews
|
Fang, J.-W.; Chang, Y.-W.; Fang, J.-W.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:57Z |
Predictive formulae for OPC with applications to lithography-friendly routing
|
Chen, T.-C.; Liao, G.-W.; Chang, Y.-W.; Chen, T.-C.; Liao, G.-W.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:57Z |
Native-conflict-aware wire perturbation for double patterning technology
|
Chen, S.-Y.;Chang, Y.-W.; Chen, S.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:57Z |
Multilayer global routing with via and wire capacity considerations
|
Hsu, C.-H.; Chen, H.-Y.; Chang, Y.-W.; Hsu, C.-H.; Chen, H.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T08:14:57Z |
ILP-based pin-count aware design methodology for microfluidic biochips
|
Lin, C.C.-Y.; Chang, Y.-W.; Lin, C.C.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
顯示項目 131-155 / 348 (共14頁)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每頁顯示[10|25|50]項目
|
