|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52934547
線上人數 :
444
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"yao wen chang"的相關文件
顯示項目 296-305 / 348 (共35頁)
<< < 25 26 27 28 29 30 31 32 33 34 > >>
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2018-09-10T04:33:02Z |
Simultaneous floorplanning and buffer block planning
|
Hui-Ru Jiang, I.; Chang, Y.-W.; Jou, J.-Y.; Chao, K.-Y.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:54Z |
A novel framework for multilevel routing considering routability and performance
|
Lin, S.-P.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:53Z |
Module placement with boundary constraints using B*-trees
|
Lin, J.-M.; Yi, H.-E.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:53Z |
Inductance modeling for on-chip interconnects
|
Tu, S.-W.; Shen, W.-Z.; Chang, Y.-W.; Chen, T.-C.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:53Z |
Formulae for performance optimization and their applications to interconnect-driven floorplanning
|
Chang, N.C.-Y.; Chang, Y.-W.; Jian, I.H.-R.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:53Z |
Comment on "generic universal switch blocks"
|
Fan, H.; Wu, Y.-L.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:53Z |
Arbitrary convex and concave rectilinear module packing using TCG
|
Lin, J.-M.; Chen, H.-L.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:53Z |
Arbitrarily shaped rectilinear module placement using the transitive closure graph representation
|
Lin, J.-M.; Chen, H.-L.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:12:52Z |
Performance-driven placement for dynamically reconfigurable FPGAs
|
Wu, G.-M.; Lin, J.-M.; Chang, Y.-W.; Wu, Guang-Ming; Lin, Jai-Ming; Chang, Yao-Wen; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T03:47:58Z |
Generic ILP-based approaches for time-multiplexed FPGA partitioning
|
Wu, G.-M.; Lin, J.-M.; Chang, Y.-W.; YAO-WEN CHANG |
顯示項目 296-305 / 348 (共35頁)
<< < 25 26 27 28 29 30 31 32 33 34 > >>
每頁顯示[10|25|50]項目
|
