English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52700852    Online Users :  1029
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"yao wen chang"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 251-260 of 348  (35 Page(s) Totally)
<< < 21 22 23 24 25 26 27 28 29 30 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T05:58:33Z Inductance extraction for general interconnect structures Lai, C.-Y.; Jeng, S.-K.; Chang, Y.-W.; Tsai, C.-C.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:33Z IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults Li, K.S.-M.; Su, C.; Chang, Y.-W.; Lee, C.-L.; Chen, J.E.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:33Z IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults Li, K.S.-M.; Chang, Y.-W.; Su, C.; Lee, C.-L.; Chen, J.E.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:32Z RLC coupling-aware simulation and on-chip bus encoding for delay reduction Tu, S.-W.; Chang, Y.-W.; Jou, J.-Y.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:32Z Reliable crosstalk-driven interconnect optimization Jiang, I.H.-R.; Pan, S.-R.; Chang, Y.-W.; Jou, J.-Y.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:32Z Physical design for System-On-a-Chip Chang, Y.-W.; Chen, T.-C.; Chen, H.-Y.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:32Z NTUplace2: A hybrid placer using partitioning and analytical techniques Jiang, Z.-W.; Chen, T.-C.; Hsu, T.-C.; Chen, H.-C.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:32Z Novel full-chip gridless routing considering double-via insertion Chen, H.-Y.; Chiang, M.-F.; Chang, Y.-W.; Chen, L.; Han, B.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:31Z Voltage Island aware floorplanning for power and timing optimization Lee, W.-P.;Liu, H.-Y.;Chang, Y.-W.; Lee, W.-P.; Liu, H.-Y.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏 2018-09-10T05:58:31Z Simultaneous block and I/O buffer floorplanning for flip-chip design Peng, C.-Y.; Chao, W.-C.; Chang, Y.-W.; Wang, J.-H.; YAO-WEN CHANG

Showing items 251-260 of 348  (35 Page(s) Totally)
<< < 21 22 23 24 25 26 27 28 29 30 > >>
View [10|25|50] records per page